X68C64SSLIC

更新时间： 2024-11-19 13:15:35

品牌	Logo	应用领域
XICOR		/
页数	文件大小	规格书
12页	65K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

X68C64SSLIC 数据手册

X68C64

68XX Microcontroller Family Compatible

64K

X68C64

8192 x 8 Bit

E²Micro-Peripheral

FEATURES

DESCRIPTION

™

• CONCURRENT READ WRITE

The X68C64 is an 8K x 8 E PROM fabricated with

advanced CMOS Textured Poly Floating Gate Technol-

ogy. The X68C64 features a Multiplexed Address and

Data bus allowing a direct interface to a variety of

popular single-chip microcontrollers operating in ex-

panded multiplexed mode without the need for addi-

tional interface circuitry.

—Dual Plane Architecture

—Isolates Read/Write Functions

Between Planes

—Allows Continuous Execution of Code

From One Plane While Writing in

the Other Plane

• Multiplexed Address/Data Bus

—Direct Interface to Popular 8-bit

Microcontrollers, e.g., Motorola M6801/03,

M68HC11 Family

• High Performance CMOS

—Fast Access Time, 120ns

—Low Power

TheX68C64isinternallyconfiguredastwoindependent

4K x 8 memory arrays. This feature provides the ability

toperformnonvolatilememoryupdatesinonearrayand

continue operation out of code stored in the other array;

effectively eliminating the need for an auxiliary memory

device for code storage.

—60mA Maximum Active

To write to the X68C64, a three-byte command

sequence must precede the byte(s) being written. The

X68C64 also provides a second generation software

data protection scheme called Block Protect. Block

Protect can provide write lockout of the entire device or

selected 1K blocks. There are eight 1K x 8 blocks that

can be write protected individually in any combination

required by the user. Block Protect, in addition to Write

Controlinput,allowsthedifferentsegmentsofthememory

to have varying degrees of alterability in normal system

operation.

—500µA Maximum Standby

• Software Data Protection

• Block Protect Register

—Individually Set Write Lock Out in 1K Blocks

• Toggle Bit Polling

—Early End of Write Detection

• Page Mode Write

—Allows up to 32 Bytes to be Written in

One Write Cycle

• High Reliability

—Endurance: 100,000 Write Cycles

—Data Retention: 100 Years

FUNCTIONAL DIAGRAM

A12

R/W

CONTROL

LOGIC

SOFTWARE

DATA

PROTECT

SEL

A12

1K BYTES

A8–A11

Y DECODE

I/O & ADDRESS LATCHES AND BUFFERS

A/D0–A/D7

3868 FHD F02

CONCURRENT READ WRITE^™is a trademark of Xicor, Inc.

3868-2.6 9/16/96 T0/C0/D2 SH

Characteristics subject to change without notice

12 3 4 5 6 7...12

中文翻译

下载PDF

与X68C64SSLIC相关器件

型号	品牌	获取价格	描述	数据表
X68C64SSLICT1	XICOR	获取价格	EEPROM, 8KX8, 120ns, Parallel, CMOS, PDSO24, PLASTIC, SOIC-24
X68C64ST1	XICOR	获取价格	EEPROM, 8KX8, 120ns, Parallel, CMOS, PDSO24, PLASTIC, SOIC-24
X68C75	XICOR	获取价格	Port Expander and E2 Memory
X68C75J	XICOR	获取价格	Port Expander and E2 Memory
X68C75JI	XICOR	获取价格	Port Expander and E2 Memory
X68C75JM	XICOR	获取价格	Port Expander and E2 Memory
X68C75JMSLIC	XICOR	获取价格	Parallel I/O Port, 16 I/O, CMOS, PQCC44, PLASTIC, LCC-44
X68C75L	XICOR	获取价格	Port Expander and E2 Memory
X68C75LI	XICOR	获取价格	Port Expander and E2 Memory
X68C75LM	XICOR	获取价格	Port Expander and E2 Memory

与X68C64SSLIC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

22
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

14
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

44
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

43

产品中心

服务支持

精选活动

关于我们

帮助中心

X68C64SSLIC

X68C64SSLIC 数据手册

与X68C64SSLIC相关器件

与X68C64SSLIC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

X68C64SSLIC

X68C64SSLIC 数据手册

与X68C64SSLIC相关器件

与X68C64SSLIC相关文章

您还可以找

您在本页遇到什么问题？