Datasheet > WM8804GEDSR

WM8804GEDSR

更新时间： 2024-11-07 03:54:39

品牌	Logo	应用领域
欧胜 - WOLFSON		/
页数	文件大小	规格书
66页	693K
描述
1:1 Digital Interface Transceiver with PLL

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

WM8804GEDSR 数据手册

WM8804

1:1 Digital Interface Transceiver with PLL

DESCRIPTION

FEATURES

•

S/PDIF (IEC60958-3) compliant.

The WM8804 is a high performance consumer mode

S/PDIF transceiver with support for 1 received channel and

1 transmitted channel.

Advanced jitter attenuating PLL with low intrinsic period

jitter of 50 ps RMS.

•

S/PDIF recovered clock using PLL, or stand alone crystal

derived clock generation.

A crystal derived, or externally provided high quality master

clock is used to allow low jitter recovery of S/PDIF supplied

master clocks.

•

Supports 10 – 27MHz crystal clock frequencies.

2-wire / 3-Wire serial or hardware control interface.

Programmable audio data interface modes:

Generation of all typically used audio clocks is possible

using the high performance internal PLL. A dedicated

CLKOUT pin provides a high drive clock output.

I²S, Left, Right Justified or DSP

16/20/24 bit word lengths

A pass through option is provided which allows the device

simply to be used to clean up (de-jitter) the received digital

audio signals.

•

1 channel receiver input and 1 channel transmit output.

Auto frequency detection / synchronisation.

Selectable output status data bits.

The device may be used under software control or stand

alone hardware control modes. In software control mode,

both 2-wire with read back and 3-wire interface modes are

supported.

Up to 3 configurable GPO pins.

De-emphasis flag output.

Non-audio detection including DOLBY^TMand DTS^TM

Channel status changed flag.

Status and error monitoring is built-in and results can be

read back over the control interface, on the GPO pins or

streamed over the audio data interface in ‘With Flags’ mode

(audio data with status flags appended).

Configurable clock distribution with selectable output

MCLK rate of 512fs, 256fs, 128fs and 64fs.

•

2.7 to 3.6V digital and PLL supply voltages.

20-lead SSOP package.

The audio data interface supports I²S, left justified, right

justified and DSP audio formats of 16-24 bit word length,

with sample rates from 32 to 192ks/s.

APPLICATIONS

•

AV processors and Hi-Fi systems

Music industry applications

DVD-P/DVD-RW

The device is supplied in a 20-lead Pb-free SSOP package.

Digital TV

BLOCK DIAGRAM

WOLFSON MICROELECTRONICS plc

Production Data, September 2007, Rev 4.1

To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews/

12 3 4 5 6 7...66

中文翻译

下载PDF

与WM8804GEDSR相关器件

型号	品牌	获取价格	描述	数据表
WM8805	WOLFSON	获取价格	8:1 Digital Interface Transceiver with PLL
WM8805	CIRRUS	获取价格	S/PDIF 数字接口收发器
WM8805GEDR	WOLFSON	获取价格	8:1 Digital Interface Transceiver with PLL
WM8805GEDS	WOLFSON	获取价格	8:1 Digital Interface Transceiver with PLL
WM8816	WOLFSON	获取价格	Stereo Digital Volume Control
WM8816_04	WOLFSON	获取价格	Stereo Digital Volume Control
WM8816-MICRO-EV1M	WOLFSON	获取价格	Micro-Controller Board User Handbook
WM8850	WOLFSON	获取价格	Multi-Channel High Definition Audio CODEC
WM8850GEFL/RV	WOLFSON	获取价格	Multi-Channel High Definition Audio CODEC
WM8850GEFL/V	WOLFSON	获取价格	Multi-Channel High Definition Audio CODEC

与WM8804GEDSR相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

17
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

14
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

35

产品中心

服务支持

精选活动

关于我们

帮助中心

WM8804GEDSR

WM8804GEDSR 数据手册

与WM8804GEDSR相关器件

与WM8804GEDSR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

WM8804GEDSR

WM8804GEDSR 数据手册

与WM8804GEDSR相关器件

与WM8804GEDSR相关文章

您还可以找

您在本页遇到什么问题？