WF128K16-XCX5
WF256K16-XCX5
PRELIMINARY*
White Electronic Designs
5V FLASH MODULE
FEATURES
ꢀ
ꢀ
ꢀ
ꢀ
Access Times of 50, 60, 70, 90, 120 and 150ns
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
5 Volt Programming; 5V 10ꢀ Supply
40 pin Ceramic DIP (Package 303)
Organized as 128Kx16 and 256Kx16
Sector Architecture
Low Power CMOS
Embedded Erase and Program Algorithms
TTL Compatible Inputs and CMOS Outputs
• 8 equal size sectors of 16KBytes each per chip
Built-in Decoupling Caps and Multiple Ground Pins
for Low Noise Operation
• Any combination of sectors can be concurrently
erased.
ꢀ
Page Program Operation and Internal Program
Control Time
• Also supports full chip erase
* This product is under development, is not qualified or characterized and is subject to
change without notice.
ꢀ
100,000 Erase/Program Cycles Minimum (0°C to
70°C)
Note: Programming information available upon request.
ꢀ
ꢀ
Data Retention, 10 Years at 125°C
Commercial, Industrial and Military Temperature
Ranges
FIGURE 1 – PIN CONFIGURATION AND BLOCK DIAGRAM
TOP VIEW
PIN DESCRIPTION
V
CC
CS2#*/NC
CS#1
I/O15
I/O14
I/O13
I/O12
I/O11
I/O10
I/O9
1
40
A0-16
Address Inputs
WE#
A16
A15
A14
A13
A12
A11
A10
A9
GND
A8
A7
A6
A5
2
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
3
4
5
6
7
8
9
I/O0-15 Data Input/Output
CS1-2
OE
Chip Selects
Output Enable
Write Enable
+5.0V Power
Ground
WE
I/O8
GND
I/O7
10
11
12
13
14
15
16
17
18
19
20
VCC
GND
I/O6
I/O5
* CS2# for 256Kx16
and NC for 128Kx16
I/O4
I/O3
I/O2
I/O1
I/O0
OE#
BLOCK DIAGRAM
A4
A3
A2
A1
FOR WF256K16-XCX5
I/O0-7
I/O8-15
A0
WE#
OE#
A
0-16
BLOCK DIAGRAM
FOR WF128K16-XCX5
128K x 8
128K x 8
128K x 8
128K x 8
I/O0-7
I/O8-15
WE#
OE#
A0-16
(1)
(1)
CS
CS
1
2
#
#
128K x 8
128K x 8
NOTE: 1. CS1# and CS2# are used to select the lower and upper
128Kx16 of the device. CS1# and CS2# must not be
enabled at the same time.
CS1#
October 1998
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com