5秒后页面跳转
W3EG7264S262AD4 PDF预览

W3EG7264S262AD4

更新时间: 2024-11-01 20:28:51
品牌 Logo 应用领域
美高森美 - MICROSEMI 动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
13页 217K
描述
DDR DRAM Module, 64MX8, 0.75ns, CMOS, ROHS COMPLIANT, SO-DIMM-200

W3EG7264S262AD4 技术参数

是否无铅:含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:SODIMM
包装说明:DIMM,针数:200
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.28风险等级:5.64
Is Samacsys:N访问模式:DUAL BANK PAGE BURST
最长访问时间:0.75 ns其他特性:AUTO/SELF REFRESH; LG-MAX; WD-MAX
JESD-30 代码:R-PBGA-B136长度:67.56 mm
内存密度:536870912 bit内存集成电路类型:DDR DRAM MODULE
内存宽度:8功能数量:1
端口数量:1端子数量:200
字数:67108864 words字数代码:64000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:64MX8
封装主体材料:UNSPECIFIED封装代码:DIMM
封装形状:RECTANGULAR封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:35.05 mm自我刷新:YES
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:NO LEAD端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:6.35 mm
Base Number Matches:1

W3EG7264S262AD4 数据手册

 浏览型号W3EG7264S262AD4的Datasheet PDF文件第2页浏览型号W3EG7264S262AD4的Datasheet PDF文件第3页浏览型号W3EG7264S262AD4的Datasheet PDF文件第4页浏览型号W3EG7264S262AD4的Datasheet PDF文件第5页浏览型号W3EG7264S262AD4的Datasheet PDF文件第6页浏览型号W3EG7264S262AD4的Datasheet PDF文件第7页 
W3EG7264S-AD4  
-BD4  
White Electronic Designs  
PRELIMINARY*  
512MB – 2x32Mx72 DDR ECC SDRAM UNBUFFERED w/PLL  
FEATURES  
DESCRIPTION  
„
Double-data-rate architecture  
The W3EG7264S is a 2x32Mx72 Double Data Rate  
SDRAM memory module based on 512Mb DDR SDRAM  
components. The module consists of nine 64Mx8 DDR  
SDRAMs stacked in 54 pin TSOP packages mounted on  
a 200 pin FR4 substrate. This module is structured as 2  
Ranks of 64Mx72 DDR SDRAM.  
„
DDR200, DDR266 DDR333  
• JEDEC design specications  
Bi-directional data strobes (DQS)  
Differential clock inputs (CK & CK#)  
Programmable Read Latency 2,2.5 (clock)  
Programmable Burst Length (2,4,8)  
Programmable Burst type (sequential & interleave)  
Edge aligned data output, center aligned data input  
Auto and self refresh  
„
„
„
„
„
„
„
„
„
„
„
Synchronous design allows precise cycle control with the  
use of system clock. Data I/O transactions are possible on  
both edges and Burst Lengths allow the same device to be  
useful for a variety of high bandwidth, high performance  
memory system applications.  
Serial presence detect  
Dual Rank  
* This product is under development, is not qualied or characterized and is subject to  
change without notice.  
Power supply: 2.5V ± 0.2V  
200 pin SO-DIMM package  
• Package height options:  
AD4: 35.05 mm (1.38”)  
BD4: 31.75 mm (1.25”)  
NOTE: Consult factory for availability of:  
• RoHS compliant products  
• Vendor source control options  
• Industrial temperature option  
OPERATING FREQUENCIES  
DDR333@CL=2.5  
166MHz  
DDR266@CL=2  
133MHz  
DDR266@CL=2.5  
133MHz  
DDR200@CL=2  
100MHz  
Clock Speed  
CL-tRCD-tRP  
2.5-3-3  
2-2-2  
2.5-3-3  
2-2-2  
January 2005  
Rev. 3  
1
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com  

与W3EG7264S262AD4相关器件

型号 品牌 获取价格 描述 数据表
W3EG7264S262AD4M WEDC

获取价格

DDR DRAM Module, 64MX72, 0.75ns, CMOS, SO-DIMM-200
W3EG7264S262AD4MG WEDC

获取价格

DDR DRAM Module, 64MX72, 0.75ns, CMOS, ROHS COMPLIANT, SO-DIMM-200
W3EG7264S262AD4S WEDC

获取价格

DDR DRAM Module, 64MX72, 0.75ns, CMOS, SO-DIMM-200
W3EG7264S262AD4SG WEDC

获取价格

DDR DRAM Module, 64MX72, 0.75ns, CMOS, ROHS COMPLIANT, SO-DIMM-200
W3EG7264S262BD4 MICROSEMI

获取价格

DDR DRAM Module, 64MX8, 0.75ns, CMOS, ROHS COMPLIANT, SO-DIMM-200
W3EG7264S262BD4 WEDC

获取价格

512MB - 2x32Mx72 DDR ECC SDRAM UNBUFFERED w/PLL
W3EG7264S262BD4M WEDC

获取价格

DDR DRAM Module, 64MX72, 0.75ns, CMOS, SO-DIMM-200
W3EG7264S262BD4S WEDC

获取价格

DDR DRAM Module, 64MX72, 0.75ns, CMOS, SO-DIMM-200
W3EG7264S263D3I WEDC

获取价格

DRAM,
W3EG7264S263JD3 WEDC

获取价格

512MB - 64Mx72 DDR SDRAM UNBUFFERED