5秒后页面跳转
W159BHT PDF预览

W159BHT

更新时间: 2024-11-09 13:15:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
11页 138K
描述
暂无描述

W159BHT 数据手册

 浏览型号W159BHT的Datasheet PDF文件第2页浏览型号W159BHT的Datasheet PDF文件第3页浏览型号W159BHT的Datasheet PDF文件第4页浏览型号W159BHT的Datasheet PDF文件第5页浏览型号W159BHT的Datasheet PDF文件第6页浏览型号W159BHT的Datasheet PDF文件第7页 
W159  
Spread Spectrum System FTG for SMP Systems  
CPUdiv2, 3V33, APIC Output Jitter:............................250 ps  
Features  
CPU, 3V33 Output Edge Rate:.................................. >1 V/ns  
• Maximized EMI suppression using Cypress’s spread  
spectrum technology (0.5% down spread)  
• Seven skew-controlled copies of CPU and 16.667-MHz  
synchronous APIC output  
• Two copies of fixed-frequency 33-MHz outputs  
• Four copies of 66-MHz fixed-frequency outputs  
• Two copies of CPU/2 outputs for synchronous memory  
reference  
• One copy of 48-MHz USB output  
• Two copies of 14.31818-MHz reference clock  
• Programmable to 133- or 100-MHz operation  
• Powermanagementcontrolpinsforclockstopandshut  
down  
48-MHz, 3V66, REF Output Jitter:...............................500 ps  
CPU0:6, CPUdiv2_0:1 Output Skew:..........................175 ps  
3V66, APIC0:6, 3V33 Output Skew:............................250 ps  
CPU to 3V66 Output Offset:.......... 0.0 to 1.5 ns (CPU leads)  
3V66 to 3V33 Output Offset: ........ 1.5 to 3.0 ns (3V66 leads)  
CPU to APIC Output Offset:............ 1 to 3.0 ns (CPU Leads)  
CPU to 3V33 Output Offsets: .......1.5 to 4.0 ns (CPU Leads)  
Logic inputs, except SEL133/100#, have 250-kpull-up resis-  
tors.  
Table 1. Pin Selectable Frequency  
• Available in 56-pin SSOP  
SEL133/100#  
CPU0:6 (MHz)  
133 MHz  
PCI  
Key Specifications  
1
0
33.3 MHz  
33.3 MHz  
100 MHz  
Supply Voltages:...................................... VDDQ3 = 3.3V±5%  
VDDQ2 = 2.5V±5%  
CPU Output Jitter: ...................................................... 150 ps  
Pin Configuration[1]  
Block Diagram  
2
X1  
XTAL  
OSC  
APIC2  
GND  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
APIC3  
APIC4  
VDDQ2  
APIC5  
APIC6  
GND  
REF_[0:1]  
X2  
2
APIC1  
3
5
APIC0  
4
CPU_[0:4]  
VDDQ2  
X1  
5
6W/4W#  
2
6
CPU_[5:6]  
X2  
SPREAD#*  
VDDQ2  
CPU0  
7
VDDQ3  
REF0/FIXAPIC#*  
REF1/TEST#*  
GND  
8
9
2
CPU1  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
÷2  
CPUdiv2_[0:1]  
3V66_[0:3]  
GND  
SPREAD#  
VDDQ3  
GND  
GND  
PLL 1  
CPU2  
4
48MHz  
VDDQ3  
3V66_0  
3V66_1  
VDDQ3  
GND  
3V66_2  
3V66_3  
VDDQ3  
3V33_0  
3V33_1  
CPU3  
SEL133/100#  
÷2/÷1.5  
VDDQ2  
VDDQ2  
CPU4  
CPU5  
GND  
GND  
CPU6  
2
VDDQ2  
PWRDWN#*  
GND  
÷2  
3V33_[0:1]  
PWRDWN#  
CPUdiv2_0  
CPUdiv2_1  
VDDQ2  
SEL133/100#  
25  
26  
27  
28  
GND  
6W/4W#*  
VDDQ3  
GND  
5
2
Power  
Down  
Logic  
÷4  
APIC_[0:4]  
APIC_[5:6]  
Note:  
FIXAPIC#  
1. Pins denoted by * have a 250 kpull-up resistor. Design  
should not rely solely on internal pull-up resistor to set I/O  
pins HIGH.  
1
PLL2  
48MHz  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-07163 Rev. *A  
Revised December 14, 2002  

与W159BHT相关器件

型号 品牌 获取价格 描述 数据表
W159H SILICON

获取价格

Processor Specific Clock Generator, 133MHz, CMOS, PDSO56, 0.300 INCH, MO-118AB, SSOP-56
W159HT SILICON

获取价格

Processor Specific Clock Generator, 133MHz, CMOS, PDSO56, 0.300 INCH, MO-118AB, SSOP-56
W15C-12D12 INTRONICS

获取价格

DC/DC MODULES
W15C-12D15 INTRONICS

获取价格

DC/DC MODULES
W15C-12D5 INTRONICS

获取价格

DC/DC MODULES
W15C-12D5.1 INTRONICS

获取价格

DC/DC MODULES
W15C-12S12 INTRONICS

获取价格

DC/DC MODULES
W15C-12S15 INTRONICS

获取价格

DC/DC MODULES
W15C-12S3.3 INTRONICS

获取价格

DC/DC MODULES
W15C-12S5 INTRONICS

获取价格

DC/DC MODULES