5秒后页面跳转
VSC9295XSM PDF预览

VSC9295XSM

更新时间: 2024-02-25 01:59:32
品牌 Logo 应用领域
VITESSE /
页数 文件大小 规格书
157页 1815K
描述
Telecom IC, PBGA1072,

VSC9295XSM 技术参数

是否Rohs认证: 符合生命周期:Obsolete
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.83JESD-30 代码:S-PBGA-B1072
端子数量:1072封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA1072,34X34,50
封装形状:SQUARE封装形式:GRID ARRAY
电源:1.2,1.8/2.5,2.5/3.3 V认证状态:Not Qualified
子类别:Other Telecom ICs最大压摆率:11000 mA
表面贴装:YES端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM

VSC9295XSM 数据手册

 浏览型号VSC9295XSM的Datasheet PDF文件第150页浏览型号VSC9295XSM的Datasheet PDF文件第151页浏览型号VSC9295XSM的Datasheet PDF文件第152页浏览型号VSC9295XSM的Datasheet PDF文件第154页浏览型号VSC9295XSM的Datasheet PDF文件第155页浏览型号VSC9295XSM的Datasheet PDF文件第156页 
VSC9295  
Datasheet  
6
Package Information  
The VSC9295 device is available in two package types. VSC9295SM is a 1072-pin, flip chip ball grid array  
(FCBGA) with a 45 mm × 45 mm body size, 1.27 mm pin pitch, and 3.4 mm maximum height. The device is  
also available in a lead(Pb)-free (second-level interconnect only) package, VSC9295XSM.  
Lead(Pb)-free products from Vitesse comply with the temperatures and profiles defined in the joint IPC and  
JEDEC standard IPC/JEDEC J-STD-020. For more information, see the IPC and JEDEC standard.  
This section provides the package drawing and moisture sensitivity rating for the VSC9295 device.  
6.1  
Package Drawing  
The following illustration shows the package drawing for the VSC9295 device. The drawing contains the top  
view, bottom view, side view, detail views, dimensions, tolerances, and notes.  
153 of 157  
VMDS-10144 Revision 4.4  
April 2009  

与VSC9295XSM相关器件

型号 品牌 描述 获取价格 数据表
VSC9675 MICROSEMI Framer, CMOS, PBGA304, TBGA-304

获取价格

VSC9675 VITESSE Framer, CMOS, PBGA304, TBGA-304

获取价格

VSC9680 VITESSE Telecom Circuit, 1-Func, CMOS, PBGA388, PLASTIC, BGA-388

获取价格

VSCA1 MMD 5.0mm x 3.2mm x 1.2mm 2 Pads Ceramic Package

获取价格

VSCB1 MMD 5.0mm x 3.2mm x 1.2mm 2 Pads Ceramic Package

获取价格

VSCC1 MMD 5.0mm x 3.2mm x 1.2mm 2 Pads Ceramic Package

获取价格