5秒后页面跳转
UPD4564163G5-A10L-9JF PDF预览

UPD4564163G5-A10L-9JF

更新时间: 2024-10-14 20:29:11
品牌 Logo 应用领域
瑞萨 - RENESAS 动态存储器光电二极管内存集成电路
页数 文件大小 规格书
84页 697K
描述
Synchronous DRAM, 4MX16, 6ns, MOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54

UPD4564163G5-A10L-9JF 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:TSOP2,
针数:54Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.29访问模式:FOUR BANK PAGE BURST
最长访问时间:6 ns其他特性:AUTO/SELF REFRESH
JESD-30 代码:R-PDSO-G54长度:22.22 mm
内存密度:67108864 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:16功能数量:1
端口数量:1端子数量:54
字数:4194304 words字数代码:4000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:4MX16
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
认证状态:Not Qualified座面最大高度:1.2 mm
自我刷新:YES最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:MOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

UPD4564163G5-A10L-9JF 数据手册

 浏览型号UPD4564163G5-A10L-9JF的Datasheet PDF文件第2页浏览型号UPD4564163G5-A10L-9JF的Datasheet PDF文件第3页浏览型号UPD4564163G5-A10L-9JF的Datasheet PDF文件第4页浏览型号UPD4564163G5-A10L-9JF的Datasheet PDF文件第5页浏览型号UPD4564163G5-A10L-9JF的Datasheet PDF文件第6页浏览型号UPD4564163G5-A10L-9JF的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
µ
PD4564441, 4564841, 4564163 for Rev. E  
64M-bit Synchronous DRAM  
4-bank, LVTTL  
Description  
The µPD4564441, 4564841, 4564163 are high-speed 67,108,864-bit synchronous dynamic random-access  
memories, organized as 4,194,304 × 4 × 4, 2,097,152 × 8 × 4, 1,048,576 ×16 × 4 (word × bit × bank), respectively.  
The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.  
All inputs and outputs are synchronized with the positive edge of the clock.  
The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL).  
These products are packaged in 54-pin TSOP (II).  
Features  
Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge  
Pulsed interface  
Possible to assert random column address in every cycle  
Quad internal banks controlled by A12 and A13 (Bank Select)  
Byte control (×16) by LDQM and UDQM  
Programmable Wrap sequence (Sequential / Interleave)  
Programmable burst length (1, 2, 4, 8 and full page)  
Programmable /CAS latency (2 and 3)  
Automatic precharge and controlled precharge  
CBR (Auto) refresh and self refresh  
• ×4, ×8, ×16 organization  
Single 3.3 V ± 0.3 V power supply  
LVTTL compatible inputs and outputs  
4,096 refresh cycles / 64 ms  
Burst termination by Burst stop command and Precharge command  
The information in this document is subject to change without notice.  
Document No. M12621EJ8V0DS00 (8th edition)  
Date Published October 1998 NS CP (K)  
The mark shows major revised points.  
Printed in Japan  
1997  
©

与UPD4564163G5-A10L-9JF相关器件

型号 品牌 获取价格 描述 数据表
UPD4564163G5-A75-9JF ELPIDA

获取价格

Synchronous DRAM, 4MX16, 5.4ns, MOS, PDSO54, 10.16 MM, PLASTIC, TSOP2-54
UPD4564163G5-A80-9JF RENESAS

获取价格

4MX16 SYNCHRONOUS DRAM, 6ns, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
UPD4564163G5-A80L-9JF RENESAS

获取价格

Synchronous DRAM, 4MX16, 6ns, MOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
UPD4564323 NEC

获取价格

64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A10-9JH ELPIDA

获取价格

Synchronous DRAM, 2MX32, 6ns, MOS, PDSO86, 0.400 INCH, PLASTIC, TSOP2-86
UPD4564323G5-A10-9JH NEC

获取价格

64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A10B-9JH NEC

获取价格

64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A10B-9JH ELPIDA

获取价格

Synchronous DRAM, 2MX32, 7ns, MOS, PDSO86, 0.400 INCH, PLASTIC, TSOP2-86
UPD4564323G5-A10BL-9JH ETC

获取价格

x32 SDRAM
UPD4564323G5-A10L-9JH ETC

获取价格

x32 SDRAM