Datasheet > UPD30122F1-180-GA1

UPD30122F1-180-GA1

更新时间： 2024-11-13 23:39:51

品牌	Logo	应用领域
其他 - ETC		微处理器
页数	文件大小	规格书
60页	670K
描述
Microprocessor

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

UPD30122F1-180-GA1 数据手册

浏览型号UPD30122F1-180-GA1的Datasheet PDF文件第2页

浏览型号UPD30122F1-180-GA1的Datasheet PDF文件第3页

浏览型号UPD30122F1-180-GA1的Datasheet PDF文件第4页

浏览型号UPD30122F1-180-GA1的Datasheet PDF文件第5页

浏览型号UPD30122F1-180-GA1的Datasheet PDF文件第6页

DATA SHEET

MOS INTEGRATED CIRCUIT

µPD30122

VR4122^TM

64-/32-BIT MICROPROCESSOR

DESCRIPTION

The µPD30122 (V^R4122) is one of NEC’s V^RSeries^TMRISC (Reduced Instruction Set Computer) microprocessors

and is a high-performance 64-/32-bit microprocessor employing the MIPS^TMRISC architecture.

The V^R4122 uses the high-performance, super power-saving V^R4120^TMas the CPU core, and has many peripheral

functions such as a DMA controller, serial interface, IrDA interface, and real-time clock. Configured with these

functions, the V^R4122 is suitable for high-speed battery-driven portable information systems. The external memory

bus width can be selected from 32 bits and 16 bits, realizing high-speed data transfer.

Detailed function descriptions are provided in the following user’s manuals. Be sure to read them before

designing.

• V^R4122 User’s Manual (U14327E)

• VR4100 Series^TMArchitecture User’s Manual (U15509E)

FEATURES

• Employs 64-bit MIPS architecture

• Conforms to MIPS III instruction set (deleting FPU,

LL, LLD, SC, and SCD instructions)

• Optimized 5-stage pipeline

• High-capacity instruction/data separated cache

memories

Instruction: 32 KB

Data:

16 KB

• Supports MIPS16 instruction set

• Memory controller (ROM, synchronous DRAM

(SDRAM), and flash memory supported)

• Supports PCI bus subset

• Supports high-speed product-sum operation

instructions

• Supports four types of operating modes, enabling

more effective power-consumption management

• Internal maximum operating frequency: 180/150 MHz

• On-chip clock generator

• 4-channel DMA controller

• Serial interface (NS16550 compatible)

• On-chip clocked serial interface

• IrDA interface for infrared communication

• Debug serial interface

• Address space physical: 32 bits

virtual:

40 bits

• Power supply voltage:

Integrates 32 double-entry TLBs

V^DD1 = 1.8 to 2.0 V (150 MHz model),

1.9 to 2.0 V (180 MHz model)

V^DD3 = 3.0 to 3.6 V

• Package: 224-pin fine-pitch FBGA

APPLICATIONS

• Battery-driven portable information systems

• Embedded controllers, etc.

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for

availability and additional information.

Document No. U15585EJ1V0DS00 (1st edition)

Date Published June 2002 N CP(K)

Printed in Japan

2002

12 3 4 5 6 7...60

中文翻译

下载PDF

与UPD30122F1-180-GA1相关器件

型号	品牌	获取价格	描述	数据表
UPD30131F1	ETC	获取价格	Microprocessor
UPD30133F1	RENESAS	获取价格	UPD30133F1
UPD30181	NEC	获取价格	64-/32-Bit Microprocessor
UPD30181A	NEC	获取价格	64-/32-BIT MICROPROCESSOR
UPD30181AF1-131-GA3	NEC	获取价格	64-/32-BIT MICROPROCESSOR
UPD30181AF1-131-GA3	RENESAS	获取价格	UPD30181AF1-131-GA3
UPD30181AF1-131-GA3-A	RENESAS	获取价格	UPD30181AF1-131-GA3-A
UPD30181AF1-131-GA3-A	NEC	获取价格	64-/32-BIT MICROPROCESSOR
UPD30181AY	NEC	获取价格	64-/32-BIT MICROPROCESSOR
UPD30181AYF1-131-GA3	NEC	获取价格	64-/32-BIT MICROPROCESSOR

与UPD30122F1-180-GA1相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

2
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

2
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

29
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

12

产品中心

服务支持

精选活动

关于我们

帮助中心

UPD30122F1-180-GA1

UPD30122F1-180-GA1 数据手册

与UPD30122F1-180-GA1相关器件

与UPD30122F1-180-GA1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

UPD30122F1-180-GA1

UPD30122F1-180-GA1 数据手册

与UPD30122F1-180-GA1相关器件

与UPD30122F1-180-GA1相关文章

您还可以找

您在本页遇到什么问题？