ꢀ
ꢁ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
SLUS829B − AUGUST 2008 − REVISED DECEMBER 2008
ꢆꢈ ꢉꢆꢊꢁ ꢋꢈ ꢁꢀꢌ ꢌꢋꢊꢍꢎꢏ ꢐꢈ ꢋ
ꢆꢁ ꢍꢑ ꢉ ꢋ ꢁꢒ ꢆꢏ ꢓ ꢓꢔ ꢏ ꢁꢐ ꢊꢍ ꢌꢐ ꢒ ꢒꢋ ꢌ
FEATURES
DESCRIPTION
D
D
D
D
Low Output Jitter
The UCC2897A PWM controller simplifies
“Soft Stop” shut down of MAIN and AUX
110-V Input Startup Function
implementation of the various active clamp/reset
and synchronous rectifier switching power
topologies.
Ideal for Active Clamp/Reset Forward,
Flyback and Synchronous Rectifier Uses
The UCC2897A is a peak current-mode, fixed-
frequency, high-performance pulse width modulator.
It includes the logic and the drive capability for the
P-channel auxiliary switch along with a simple
method of programming the critical delays for
proper active clamp operation.
D
Provides Complementary Auxiliary Driver
with Programmable Deadtime (Turn-On
Delay) between AUX and MAIN Switches
D
Peak Current-Mode Control with 0.5-V
Cycle-by-Cycle Current Limiting
D
D
D
Hiccup Mode 0.75-V Current Limit
Features include an internal programmable slope
compensation circuit, precise D
limit, and a
TrueDrivet 2-A Sink, 2-A Source Outputs
MAX
synchronizable oscillator with an internal timing
capacitor. An accurate line monitoring function
also programs the converter’s ON and OFF
transitions with regard to the bulk input voltage,
VIN.
Trimmed Internal Bandgap Reference for
Accurate Line UV and Line OV Threshold
D
Programmable Slope Compensation
D
High-Performance 1.0-MHz Synchronizable
Oscillator with Internal Timing Capacitor
The UCC2897A adds a second level hiccup mode
D
D
Precise Programmable Maximum Duty Cycle
PB-Free Lead Finish Package
current
sense
threshold,
bi-directional
synchronization and input overvoltage protection
functionalities. The UCC2897A is offered in 20-pin
TSSOP (PW) and 20-pin QFN (RGP) package.
APPLICATIONS
D
High-Efficiency DC/DC Power Supplies
D
Server Power, 48-V Telecom, Datacom, and
42-V Automotive Applications
TYPICAL APPLICATION DIAGRAM
BIAS
WINDING
UCC2897A
R
+VIN
DEL
VIN
1
3
RDEL
Q4
L
O
D3
LINEOV
LINEUV
R
19
18
ON
D4
LOAD
C
4
5
6
7
8
9
RON
O
R
OFF
ROFF
VREF
VDD 17
Q3
C
BIAS
PVDD 16
R
SR
C
OUT
VREF
Q1
Q2
SYNC
GND
CS
D1
DRIVE
15
OUT
C
AUX
D
C
AUX
F
14
AUX
R
SLOPE
10 RSLOPE PGND 13
12 SS/SD FB 11
SECONDARY
SIDE E/A
C
SS
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ꢓ
ꢓ
ꢌ
ꢐ
ꢤ
ꢈ
ꢟ
ꢀ
ꢁ
ꢝ
ꢍ
ꢞ
ꢑ
ꢘ
ꢐ
ꢖ
ꢊ
ꢗ
ꢈ
ꢆ
ꢍ
ꢆ
ꢕ
ꢖ
ꢠ
ꢗ
ꢘ
ꢞ
ꢙ
ꢚ
ꢛ
ꢛ
ꢜ
ꢜ
ꢕ
ꢕ
ꢘ
ꢘ
ꢖ
ꢖ
ꢕ
ꢝ
ꢝ
ꢡ
ꢞ
ꢟ
ꢙ
ꢙ
ꢠ
ꢠ
ꢖ
ꢜ
ꢛ
ꢚ
ꢝ
ꢝ
ꢘ
ꢗ
ꢡ
ꢍꢠ
ꢟ
ꢢ
ꢝ
ꢣ
ꢕ
ꢞ
ꢛ
ꢝ
ꢜ
ꢕ
ꢜ
ꢘ
ꢙ
ꢖ
ꢟ
ꢤ
ꢛ
ꢖ
ꢜ
ꢜ
ꢠ
ꢝ
ꢥ
Copyright 2008, Texas Instruments Incorporated
ꢙ
ꢘ
ꢞ
ꢜ
ꢘ
ꢙ
ꢚ
ꢜ
ꢘ
ꢝ
ꢡ
ꢕ
ꢗ
ꢕ
ꢞ
ꢠ
ꢙ
ꢜ
ꢦ
ꢜ
ꢠ
ꢙ
ꢘ
ꢗ
ꢧ
ꢛ
ꢑ
ꢖ
ꢚ
ꢠ
ꢝ
ꢜ
ꢛ
ꢖ
ꢤ
ꢛ
ꢙ
ꢤ
ꢨ
ꢛ
ꢜ ꢠ ꢝ ꢜꢕ ꢖꢪ ꢘꢗ ꢛ ꢣꢣ ꢡꢛ ꢙ ꢛ ꢚ ꢠ ꢜ ꢠ ꢙ ꢝ ꢥ
ꢙ
ꢙ
ꢛ
ꢖ
ꢜ
ꢩ
ꢥ
ꢓ
ꢙ
ꢘ
ꢤ
ꢟ
ꢞ
ꢜ
ꢕ
ꢘ
ꢖ
ꢡ
ꢙ
ꢘ
ꢞ
ꢠ
ꢝ
ꢝ
ꢕ
ꢖ
ꢪ
ꢤ
ꢘ
ꢠ
ꢝ
ꢖ
ꢘ
ꢜ
ꢖ
ꢠ
ꢞ
ꢠ
ꢝ
ꢝ
ꢛ
ꢙ
ꢕ
ꢣ
ꢩ
ꢕ
ꢖ
ꢞ
ꢣ
ꢟ
ꢤ
ꢠ
1
www.ti.com