UCC27511A-Q1
SLVSCO2A –AUGUST 2014–REVISED SEPTEMBER 2014
www.ti.com
7.6 Switching Characteristics
VDD = 12 V, TA = TJ = –40°C to 140°C, 1-µF capacitor from VDD to GND. Currents are positive into, negative out of the
specified terminal. See Figure 1, Figure 2, Figure 3, and Figure 4
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VDD = 12 V
C(LOAD) = 1.8 nF, connected to
OUTH and OUTL pins tied together
8
12
tr
Rise time(1)
ns
VDD = 4.5 V
C(LOAD) = 1.8 nF
16
7
22
11
11
VDD = 12 V
C(LOAD) = 1.8 nF, connected to
OUTH and OUTL pins tied together
tf
Fall time(1)
ns
ns
VDD = 4.5 V
C(LOAD) = 1.8 nF
7
VDD = 12 V
5-V input pulse C(LOAD) = 1.8 nF,
connected to OUTH and OUTL pins
tied together
4
4
13
15
23
26
td(1)
IN+ to output propagation delay(1)
VDD = 4.5 V
5-V input pulse C(LOAD) = 1.8 nF,
connected to OUTH and OUTL pins
tied together
VDD = 12 V
C(LOAD) = 1.8 nF, connected to
OUTH and OUTL pins tied together
4
4
13
19
23
30
td(2)
IN– to output propagation delay(1)
ns
VDD = 4.5 V
C(LOAD) = 1.8 nF, connected to
OUTH and OUTL pins tied together
(1) See timing diagrams in Figure 1, Figure 2, Figure 3, and Figure 4.
High
INPUT
(IN+ pin)
Low
High
IN– pin
Low
90%
OUTPUT
10%
td(1) tr
td(1) tr
Figure 1. Non-Inverting Configuration
(PWM Input to IN+ pin (IN– Pin Tied to GND),
Output Represents OUTH and OUTL Pins Tied Together in the UCC27511A-Q1)
6
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: UCC27511A-Q1