Datasheet > U74LVC126A_15

U74LVC126A_15

更新时间： 2024-10-29 01:13:27

品牌	Logo	应用领域
友顺 - UTC		/
页数	文件大小	规格书
6页	242K
描述
QUADRUPLE BUS BUFFER GATES

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

U74LVC126A_15 数据手册

UNISONIC TECHNOLOGIES CO., LTD

U74LVC126A

CMOS IC

QUADRUPLE BUS BUFFER

GATES WITH 3-STATE

OUTPUTS



DESCRIPTION

The U74LVC126A are quadruple bus buffer gates featuring

independent line drivers with 3-state outputs. When OE is low, the

nY outputs are in a high-impedance state. When OE is high, the

device passes non-inverted data from the nA input to its nY output.

To ensure the high-impedance state during power up or power

down, OE should be tied to GND through a pull-down resistor; the

minimum value of the resistor is determined by the current-sinking

capability of the driver.

Inputs can be driven from either 3.3V to 5V devices. This feature

allows the use of these devices as translators in a mixed 3.3V/5V

system environment.



FEATURES

* 1.65V to 3.6V V_CCOperation

* Max t_PDof 4.7ns from A to Y at V_CC= 3.3V, C_L= 50pF, R_L= 500Ω

* ±24mA output driver at 3V



ORDERING INFORMATION

Ordering Number

U74LVC126AG-S14-R

U74LVC126AG-P14-R

Package

SOP-14

Packing

Tape Reel

TSSOP-14



MARKING

www.unisonic.com.tw

1 of 6

QW-R502-705.B

12 3 4 5 6

中文翻译

下载PDF

与U74LVC126A_15相关器件

型号	品牌	获取价格	描述	数据表
U74LVC126AG-P14-R	UTC	获取价格	QUADRUPLE BUS BUFFER GATES
U74LVC126AG-S14-R	UTC	获取价格	QUADRUPLE BUS BUFFER GATES
U74LVC138	UTC	获取价格	-0.5
U74LVC14A	UTC	获取价格	HEX SCHMITT-TRIGGER INVERTERS
U74LVC14A_15	UTC	获取价格	HEX SCHMITT-TRIGGER INVERTER
U74LVC14AG-P14-R	UTC	获取价格	HEX SCHMITT-TRIGGER INVERTERS
U74LVC14AG-S14-R	UTC	获取价格	HEX SCHMITT-TRIGGER INVERTERS
U74LVC14AL-P14-R	UTC	获取价格	HEX SCHMITT-TRIGGER INVERTERS
U74LVC14AL-S14-R	UTC	获取价格	HEX SCHMITT-TRIGGER INVERTERS
U74LVC157	UTC	获取价格	QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS