TS80C51RA2-LCBB

更新时间： 2024-11-04 22:38:43

品牌	Logo	应用领域
爱特美尔 - ATMEL		微控制器外围集成电路时钟
页数	文件大小	规格书
74页	830K
描述
High Performance 8-bit Microcontrollers

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

TS80C51RA2-LCBB 数据手册

TS80C51RA2/RD2

TS83C51RB2/RC2/RD2

TS87C51RB2/RC2/RD2

High Performance 8-bit Microcontrollers

1. Description

Atmel Wireless & Microcontrollers TS80C51Rx2 is high The fully static design of the TS80C51Rx2 allows to

reduce system power consumption by bringing the clock

frequency down to any value, even DC, without loss of

data.

performance CMOS ROM, OTP, EPROM and ROMless

versions of the 80C51 CMOS single chip 8-bit

microcontroller.

The TS80C51Rx2 has 2 software-selectable modes of

reduced activity for further reduction in power

consumption. In the idle mode the CPU is frozen while

the timers, the serial port and the interrupt system are still

operating. In the power-down mode the RAM is saved

and all other functions are inoperative.

The TS80C51Rx2 retains all features of the 80C51 with

extended ROM/EPROM capacity (16/32/64 Kbytes), 256

bytes of internal RAM, a 7-source , 4-level interrupt

system, an on-chip oscilator and three timer/counters.

In addition, the TS80C51Rx2 has a Programmable

Counter Array, an XRAM of 256 or 768 bytes, a

Hardware Watchdog Timer, a more versatile serial

channel that facilitates multiprocessor communication

(EUART) and a X2 speed improvement mechanism.

2. Features

•

80C52 Compatible

•

Hardware Watchdog Timer (One-time enabled with

Reset-Out)

•

8051 pin and instruction compatible

Four 8-bit I/O ports

2 extra 8-bit I/O ports available on RD2 with high

pin count packages

Three 16-bit timer/counters

256 bytes scratchpad RAM

•

Asynchronous port reset

Interrupt Structure with

•

High-Speed Architecture

•

7 Interrupt sources,

•

40 MHz @ 5V, 30MHz @ 3V

4 level priority interrupt system

X2 Speed Improvement capability (6 clocks/

machine cycle)

•

Full duplex Enhanced UART

30 MHz @ 5V, 20 MHz @ 3V (Equivalent to

60 MHz @ 5V, 40 MHz @ 3V)

•

Framing error detection

Automatic address recognition

•

Dual Data Pointer

•

Low EMI (inhibit ALE)

Power Control modes

On-chip ROM/EPROM (16K-bytes, 32K-bytes, 64K-

bytes)

•

Idle mode

•

On-chip eXpanded RAM (XRAM) (256 or 768 bytes)

Power-down mode

Power-off Flag

Programmable Clock Out and Up/Down Timer/

Counter 2

•

Once mode (On-chip Emulation)

•

Programmable Counter Array with

Power supply: 4.5-5V, 2.7-5.5V

Temperature ranges: Commercial (0 to 70^oC) and

Industrial (-40 to 85^oC)

•

High Speed Output,

Compare / Capture,

Pulse Width Modulator,

Watchdog Timer Capabilities

•

Packages: PDIL40, PLCC44, VQFP44 1.4, CQPJ44

(window), CDIL40 (window), PLCC68, VQFP64

1.4, JLCC68 (window)

Rev. C - 06 March, 2001

12 3 4 5 6 7...74

中文翻译

下载PDF

与TS80C51RA2-LCBB相关器件

型号	品牌	获取价格	描述	数据表
TS80C51RA2-LCBD	ATMEL	获取价格	High Performance 8-bit Microcontrollers
TS80C51RA2-LCBR	ATMEL	获取价格	High Performance 8-bit Microcontrollers
TS80C51RA2-LCE	INFINEON	获取价格	High Performance 8-bit Microcontroller
TS80C51RA2-LCE	ATMEL	获取价格	High Performance 8-bit Microcontroller
TS80C51RA2-LCEB	ATMEL	获取价格	High Performance 8-bit Microcontrollers
TS80C51RA2-LCED	ATMEL	获取价格	High Performance 8-bit Microcontrollers
TS80C51RA2-LCER	ATMEL	获取价格	High Performance 8-bit Microcontrollers
TS80C51RA2-LCJB	ATMEL	获取价格	High Performance 8-bit Microcontrollers
TS80C51RA2-LCJD	ATMEL	获取价格	High Performance 8-bit Microcontrollers
TS80C51RA2-LCJR	ATMEL	获取价格	High Performance 8-bit Microcontrollers

与TS80C51RA2-LCBB相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

TS80C51RA2-LCBB

TS80C51RA2-LCBB 数据手册

与TS80C51RA2-LCBB相关器件

与TS80C51RA2-LCBB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

TS80C51RA2-LCBB

TS80C51RA2-LCBB 数据手册

与TS80C51RA2-LCBB相关器件

与TS80C51RA2-LCBB相关文章

您还可以找

您在本页遇到什么问题？