TPS629210
www.ti.com
UNIT
SLVSGE0A – AUGUST 2021 – REVISED SEPTEMBER 2021
7.4 Thermal Information
TPS629210
THERMAL METRIC(1)
SOT583 8 PIN
JEDEC PCB
TPS6292xxEVM-xxx
RθJA
RθJB
Junction-to-ambient thermal resistance
Junction-to-board thermal resistance
131.7
38.5
90
33
°C/W
°C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
7.5 Electrical Characteristics
VI = 3 V to 17 V, TJ = –40°C to + 125°C, Typical values at VI = 12 V and TA = 25 °C,unless otherwise noted
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY
Operating quiescent current (Power
Save mode)
IOUT = 0 mA, TJ = –40°C to 125°C,
device not switching
IQ
4
5
µA
Operating quiescent current (PWM
mode)
VIN = 12 V, VOUT = 1.2 V; IOUT = 0
mA, , device switching
IQ;PWM
ISD
VUVLO
VUVLO
mA
Shutdown current into VIN pin
Undervoltage lockout
EN = 0 V, TJ = –40°C to 85°C
VIN rising
0.3
2.925
2.775
230
6.5
3.0
µA
V
2.85
2.7
Undervoltage lockout
VIN falling
2.85
V
Undervoltage lockout hysteresis
mV
CONTROL AND INTERFACE
ILKG
EN input leakage current
EN = HIGH, TJ = –40°C to 125°C
10
100
nA
V
High-level input voltage at the
MODE/S-CONF pin
VIH;MODE
1.0
Low-level input voltage at the
MODE/S-CONF pin
VIL;MODE
0.15
V
Thermal shutdown threshold
TJ rising
TJ falling
170
20
TSD
°C
Thermal shutdown hysteresis
VIH
VIL
High-level input voltage at the EN pin
Low-level input voltage at the EN pin
0.97
0.87
94%
89%
1.0
1.03
0.93
98%
96%
V
V
0.9
VFB rising, referenced to VFB nominal
VFB falling, referenced to VFB nominal
hysteresis
96%
92%
4%
VPG
Power-good threshold
VPG_HYS
VPG,OL
IPG,LKG
tPG,DLY
Power-good threshold hysteresis
Low-level output voltage at the PG pin ISINK = 1 mA
0.4
V
Input leakage current into the PG pin
Power-good delay time
VPG = 5 V, TJ = –40°C to 125°C
100
nA
µs
32
2
POWER SWITCHES
ILKG;SW Leakage current into the SW pin
EN = 0 V, VSW = VOS = 5.5 V, TJ =
–40°C to 125°C
7
µA
High-side FET on resistance
Low-side FET on resistance
High-side FET current limit
Low-side FET current limit
Low-side FET sink current limit
Minimum on time
300
100
1.8
1.6
0.9
50
RDS;ON
mΩ
1.4
1.2
0.7
2.2
2.0
1.2
A
A
ILIM
ILIM;SINK
TON(MIN)
fSW
A
ns
Switching frequency
1.0-MHz selection
1.0
100
MHz
nA
ILKG;VOS
OUTPUT
Leakage current into the VOS pin
800
Copyright © 2021 Texas Instruments Incorporated
6
Submit Document Feedback
Product Folder Links: TPS629210