5秒后页面跳转
TNL17SZ74USG PDF预览

TNL17SZ74USG

更新时间: 2024-11-20 03:26:59
品牌 Logo 应用领域
安森美 - ONSEMI 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 89K
描述
Single D Flip Flop

TNL17SZ74USG 数据手册

 浏览型号TNL17SZ74USG的Datasheet PDF文件第2页浏览型号TNL17SZ74USG的Datasheet PDF文件第3页浏览型号TNL17SZ74USG的Datasheet PDF文件第4页浏览型号TNL17SZ74USG的Datasheet PDF文件第5页浏览型号TNL17SZ74USG的Datasheet PDF文件第6页 
NL17SZ74  
Single D Flip Flop  
The NL17SZ74 is a high performance, full function Edge triggered  
D Flip Flop, with all the features of a standard logic device such as the  
74LCX74.  
Features  
http://onsemi.com  
Extremely High Speed: t 2.6 ns (typical) at V = 5.0 V  
Designed for 1.65 V to 5.5 V V Operation  
PD  
CC  
MARKING  
DIAGRAM  
CC  
5.0 V Tolerant Inputs − Interface Capability with 5.0 V TTL Logic  
LVTTL Compatible  
LVCMOS Compatible  
24 mA Balanced Output Sink and Source Capability  
US8  
US SUFFIX  
CASE 493  
MH M  
G
Near Zero Static Supply Current (10 mA) Substantially Reduces  
System Power Requirements  
Replacement for NC7SZ74  
Tiny Ultra Small Package Only 2.1 X 3.0 mm  
M
G
= Date Code  
= Pb−Free Package  
High ESD Ratings: 2000 V Human Body Model  
High ESD Ratings: 200 V Machine Model  
Chip Complexity: FET = 64  
PINOUT DIAGRAM  
Pb−Free Packages are Available  
1
8
7
6
5
CP  
D
Q
V
CC  
2
3
4
PR  
CLR  
Q
GND  
TRUTH TABLE  
Inputs  
Outputs  
PR CLR CP  
D
Q
Q
Operating Mode  
LOGIC DIAGRAM  
L
H
L
H
L
L
X
X
X
X
X
X
H
L
H
L
H
H
Asynchronous Set  
Asynchronous Clear  
Undetermined  
PR  
H
H
H
H
h
l
H
L
L
H
7
Load and Read Register  
Hold  
D
2
Q
Q
5
3
H
H
X
NC  
NC  
H
= High Voltage Level  
1
CP  
h
= High Voltage Level One Setup Time Prior to the Low−to−High  
Clock Transition  
6
L
l
= Low Voltage Level  
V
CC  
= 8, GND = 4  
= Low Voltage Level One Setup Time Prior to the Low−to−High  
Clock Transition  
CLR  
NC  
X
= No Change  
= High or Low Voltage Level and Transitions are Acceptable  
= Low−to−High Transition  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 2 of this data sheet.  
= Not a Low−to−High Transition  
For I reasons, DO NOT FLOAT Inputs  
CC  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
April, 2006 − Rev. 4  
NL17SZ74/D  

TNL17SZ74USG 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC2G74DCU TI

功能相似

LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, PLASTI
NC7SZ74K8X_NL FAIRCHILD

功能相似

D Flip-Flop, LVC/LCX/Z Series, 1-Func, Positive Edge Triggered, 1-Bit, Complementary Outpu

与TNL17SZ74USG相关器件

型号 品牌 获取价格 描述 数据表
TNL9004 APITECH

获取价格

Wide Band Low Power Amplifier,
TNL9007 APITECH

获取价格

Variable Attenuator, 10MHz Min, 1000MHz Max, SM3, 4 PIN
TNL9010 APITECH

获取价格

50 MHz - 1000 MHz RF/MICROWAVE WIDE BAND LOW POWER AMPLIFIER, SM3, 4 PIN
TNL9012 APITECH

获取价格

Wide Band Low Power Amplifier, 20MHz Min, 550MHz Max, SM3, 4 PIN
TNM0S10-0004P1B ITT

获取价格

Circular Connector
TNM0S10-0004S1L ITT

获取价格

Circular Connector,
TNM0S12-0008P1B ITT

获取价格

Circular Connector
TNM0S12-0008P1L ITT

获取价格

Circular Connector,
TNM0S12-0008S1B ITT

获取价格

Circular Connector
TNM0S12-0008S1L ITT

获取价格

Circular Connector,