5秒后页面跳转
TN1271 PDF预览

TN1271

更新时间: 2024-11-11 14:58:23
品牌 Logo 应用领域
莱迪思 - LATTICE PC
页数 文件大小 规格书
25页 3812K
描述
PCIe Sample Demo Debugging and Packet Analysis Guide

TN1271 数据手册

 浏览型号TN1271的Datasheet PDF文件第2页浏览型号TN1271的Datasheet PDF文件第3页浏览型号TN1271的Datasheet PDF文件第4页浏览型号TN1271的Datasheet PDF文件第5页浏览型号TN1271的Datasheet PDF文件第6页浏览型号TN1271的Datasheet PDF文件第7页 
PCIe Sample Demo Debugging  
and Packet Analysis Guide  
October 2013  
Technical Note TN1271  
Introduction  
Various techniques are available for observing circuit activity in the Lattice PCI Express (PCIe) IP core in the  
LatticeECP3 Versa Evaluation Board PCIe Basic Demo. Observations are performed using the Lattice Diamond®  
Reveal Analyzer and Reveal Inserter tools. A clear understanding of the flow of packets through the different inter-  
faces of the design is required. You also need to identify the types of packets on these interfaces by analyzing the  
packet header.  
You can track packets through different interfaces in the core, select signals for triggering in Reveal Analyzer, and  
set the correct trigger to capture packets on different interfaces.  
The main objective of this technical note is to guide you on using the Power-On-Reset (POR) feature in Reveal and  
going into the low level details of the core. These techniques can be utilized to help debug any design. Information  
related to both link training and PCIe packet traffic using the POR feature are also provided. Wherever needed,  
screen captures of the Reveal Analyzer interface are provided to illustrate how signals and packets are analyzed.  
Signal and Packet Analysis Interfaces  
Figure 1. Block Diagram  
5
32 KB  
WB TLC  
EBR  
(Completer)  
4
TX  
WISHBONE  
Bus Arbiter  
Arbiter  
1
PCIe  
Link  
PCIe  
Embedded  
SERDES  
2
GPIO  
UR Gen  
Endpoint  
IP Core  
3
Received  
TLPs  
The main interfaces are as follows:  
• PCIe Link  
• Embedded SERDES  
• TRN TX  
• TRN RX  
• Wishbone  
© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand  
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  
www.latticesemi.com  
1
tn1271_01.0  

与TN1271相关器件

型号 品牌 获取价格 描述 数据表
TN-127111-10-9 MACOM

获取价格

Label format - Old format order code cross reference
TN-127127-10-9 MACOM

获取价格

Label format - Old format order code cross reference
TN1277 LATTICE

获取价格

Fault Logging Using Platform Manager 2
TN-128 CLARE

获取价格

MICROWAVE NOISE TUBES & NOISE SOURCES
TN1287 LATTICE

获取价格

Importing HDL Files With Platform Manager 2
TN1289 LATTICE

获取价格

Power and Thermal Estimation and Management for MachXO3 Devices
TN1297 LATTICE

获取价格

Platform Manager 2 PM Bus Adapter Usage
TN130 ETC

获取价格

Lab Grade Low TC Precision Film Resistors
TN130V ETC

获取价格

Lab Grade Low TC Precision Film Resistors
TN1313 LATTICE

获取价格

Using Password Security with MachXO3 Devices