ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆꢇ ꢄ ꢈ ꢅ ꢉꢊ ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆꢇ ꢄ ꢈ ꢅ ꢋꢊ ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢄꢈꢅ ꢄ
ꢌꢂ ꢍ ꢎꢏ ꢐꢀꢑ ꢏ ꢆꢆ ꢒꢑ ꢂ
SPRS094I − APRIL 1999 − REVISED SEPTEMBER 2003
D
TMS320LF2407, TMS320LF2406, and
TMS320LF2402 are Being Replaced by
TMS320LF2407A, TMS320LF2406A, and
TMS320LF2402A, Respectively. Hence,
TMS320LF2407, TMS320LF2406, and
TMS320LF2402 are NOT RECOMMENDED
FOR NEW DESIGNS (NRND).
D
External Memory Interface (LF2407)
− 192K Words x 16 Bits of Total Memory:
64K Program, 64K Data, 64K I/O
D
D
Watchdog (WD) Timer Module
10-Bit Analog-to-Digital Converter (ADC)
− 8 or 16 Multiplexed Input Channels
− 500 ns Minimum Conversion Time
− Selectable Twin 8-Input Sequencers
Triggered by Two Event Managers
D
D
D
High-Performance Static CMOS Technology
− 33-ns Instruction Cycle Time (30 MHz)
− 30-MIPS Performance
D
D
D
D
D
Controller Area Network (CAN) 2.0B Module
Serial Communications Interface (SCI)
− Low-Power 3.3-V Design
Based on TMS320C2xx DSP CPU Core
− Code-Compatible With F243/F241/C242
− Instruction Set and Module Compatible
With F240/C240
16-Bit Serial Peripheral Interface (SPI)
Module
Phase-Locked-Loop (PLL)-Based Clock
Generation
On-Chip Memory
− Up to 32K Words x 16 Bits of Flash
EEPROM (4 Sectors)
− Up to 2.5K Words x 16 Bits of
Data/Program RAM
Up to 40 Individually Programmable,
Multiplexed General-Purpose Input/Output
(GPIO) Pins
D
D
Up to Five External Interrupts (Power Drive
Protection, Reset, and Two Maskable
Interrupts)
− 544 Words of Dual-Access RAM
− Up to 2K Words of Single-Access RAM
D
D
Boot ROM
Power Management:
− SCI/SPI Bootloader
− Three Power-Down Modes
− Ability to Power Down Each Peripheral
Independently
Two Event-Manager (EV) Modules (EVA and
EVB), Each Include:
− Two 16-Bit General-Purpose Timers
− Eight 16-Bit Pulse-Width Modulation
(PWM) Channels Which Enable:
− Three-Phase Inverter Control
− Center- or Edge-Alignment of PWM
Channels
− Emergency PWM Channel Shutdown
With External PDPINTx Pin
− Programmable Deadband (Deadtime)
Prevents Shoot-Through Faults
− Three Capture Units For Time-Stamping
of External Events
− On-Chip Position Encoder Interface
Circuitry
− Synchronized Analog-to-Digital
Conversion
− Designed for AC Induction, BLDC,
Switched Reluctance, and Stepper Motor
Control
− Applicable for Multiple Motor and/or
Converter Control
D
D
Real-Time JTAG-Compliant Scan-Based
Emulation, IEEE Standard 1149.1 (JTAG)
†
Development Tools Include:
− Texas Instruments (TI) ANSI C Compiler,
Assembler/Linker, and Code Composer
Studio Debugger
− Evaluation Modules
− Scan-Based Self-Emulation (XDS510)
− Broad Third-Party Digital Motor Control
Support
D
D
Package Options
− 144-Pin Low-Profile Quad Flatpack
(LQFP) PGE (LF2407)
− 100-Pin LQFP PZ (LF2406)
− 64-Pin Quad Flatpack (QFP) PG (LF2402)
Extended Temperature Options (A and S)
− A: − 40°C to 85°C
− S: − 40°C to 125°C
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Code Composer Studio and XDS510 are trademarks of Texas Instruments.
†
IEEE Standard 1149.1−1990, IEEE Standard Test-Access Port
ꢍ
ꢍ
ꢑ
ꢏ
ꢥ
ꢌ
ꢠ
ꢓ
ꢎ
ꢞ
ꢀ
ꢟ
ꢔ
ꢙ
ꢏ
ꢗ
ꢐ
ꢘ
ꢌ
ꢕ
ꢀ
ꢕ
ꢖ
ꢗ
ꢡ
ꢘ
ꢙ
ꢟ
ꢚ
ꢛ
ꢜ
ꢜ
ꢝ
ꢝ
ꢖ
ꢖ
ꢙ
ꢙ
ꢗ
ꢗ
ꢖ
ꢞ
ꢞ
ꢢ
ꢟ
ꢠ
ꢚ
ꢚ
ꢡ
ꢡ
ꢗ
ꢝ
ꢜ
ꢛ
ꢞ
ꢞ
ꢙ
ꢘ
ꢢ
ꢀꢡ
ꢠ
ꢣ
ꢞ
ꢤ
ꢖ
ꢟ
ꢜ
ꢞ
ꢝ
ꢖ
ꢝ
ꢙ
ꢚ
ꢗ
ꢠ
ꢥ
ꢜ
ꢗ
ꢝ
ꢝ
ꢡ
ꢞ
ꢦ
Copyright 2002, Texas Instruments Incorporated
ꢚ
ꢙ
ꢟ
ꢝ
ꢙ
ꢚ
ꢛ
ꢝ
ꢙ
ꢞ
ꢢ
ꢖ
ꢘ
ꢖ
ꢟ
ꢡ
ꢚ
ꢝ
ꢧ
ꢝ
ꢡ
ꢚ
ꢙ
ꢘ
ꢨ
ꢜ
ꢔ
ꢗ
ꢛ
ꢡ
ꢞ
ꢝ
ꢜ
ꢗ
ꢥ
ꢜ
ꢚ
ꢥ
ꢩ
ꢜ
ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ
ꢚ
ꢚ
ꢜ
ꢗ
ꢝ
ꢪ
ꢦ
ꢍ
ꢚ
ꢙ
ꢥ
ꢠ
ꢟ
ꢝ
ꢖ
ꢙ
ꢗ
ꢢ
ꢚ
ꢙ
ꢟ
ꢡ
ꢞ
ꢞ
ꢖ
ꢗ
ꢫ
ꢥ
ꢙ
ꢡ
ꢞ
ꢗ
ꢙ
ꢝ
ꢗ
ꢡ
ꢟ
ꢡ
ꢞ
ꢞ
ꢜ
ꢚ
ꢖ
ꢤ
ꢪ
ꢖ
ꢗ
ꢟ
ꢤ
ꢠ
ꢥ
ꢡ
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443
5秒后页面跳转
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
意法半导体发布第四代SiC技术，助力电动汽车电驱
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
