5秒后页面跳转
TMS320DM8148CCYE1 PDF预览

TMS320DM8148CCYE1

更新时间: 2024-12-02 11:06:19
品牌 Logo 应用领域
德州仪器 - TI 时钟外围集成电路
页数 文件大小 规格书
360页 2357K
描述
DaVinci 数字媒体处理器 | CYE | 684 | 0 to 90

TMS320DM8148CCYE1 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:BGA
包装说明:HBGA, BGA684,28X28,32针数:684
Reach Compliance Code:compliantECCN代码:5A992.C
HTS代码:8542.31.00.01Factory Lead Time:1 week
风险等级:1.7地址总线宽度:28
位大小:32边界扫描:YES
最大时钟频率:30 MHz外部数据总线宽度:16
格式:FLOATING POINT集成缓存:YES
JESD-30 代码:S-PBGA-B684JESD-609代码:e1
长度:23 mm低功率模式:YES
湿度敏感等级:4DMA 通道数量:72
端子数量:684片上数据RAM宽度:8
最高工作温度:90 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:HBGA
封装等效代码:BGA684,28X28,32封装形状:SQUARE
封装形式:GRID ARRAY, HEAT SINK/SLUG峰值回流温度(摄氏度):250
电源:0.95/1.35 V认证状态:Not Qualified
RAM(字数):16384座面最大高度:3.06 mm
速度:1000 MHz子类别:Digital Signal Processors
最大供电电压:1.42 V最小供电电压:1.28 V
标称供电电压:1.35 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:23 mm
uPs/uCs/外围集成电路类型:MICROPROCESSOR, RISCBase Number Matches:1

TMS320DM8148CCYE1 数据手册

 浏览型号TMS320DM8148CCYE1的Datasheet PDF文件第2页浏览型号TMS320DM8148CCYE1的Datasheet PDF文件第3页浏览型号TMS320DM8148CCYE1的Datasheet PDF文件第4页浏览型号TMS320DM8148CCYE1的Datasheet PDF文件第5页浏览型号TMS320DM8148CCYE1的Datasheet PDF文件第6页浏览型号TMS320DM8148CCYE1的Datasheet PDF文件第7页 
TMS320DM8148, TMS320DM8147, TMS320DM8146  
www.ti.com  
SPRS647BMARCH 2011REVISED SEPTEMBER 2011  
TMS320DM814x DaVinci  
Digital Media Processors  
Check for Samples: TMS320DM8148, TMS320DM8147, TMS320DM8146  
1 High-Performance System-on-Chip (SoC)  
1.1 Features  
12  
32K-Byte L1P RAM/Cache With EDC  
32K-Byte L1D RAM/Cache  
High-Performance DaVinciDigital Media  
Processors  
Up to 1-GHz ARM® Cortex-A8 RISC MPU  
Up to 750-MHz C674xVLIW DSP  
Up to 6000/4500 C674xMIPS/MFLOPS  
Fully Software-Compatible with C67x+,  
C64x+™  
256K-Byte L2 Unified Mapped RAM/Caches  
With ECC  
DSP/EDMA Memory Management Unit  
(DEMMU)  
Maps C674x DSP and EDMA TC Memory  
Accesses to System Addresses  
128K-Bytes On-Chip Memory Controller  
(OCMC) RAM  
Imaging Subsystem (ISS)  
Camera Sensor Connection  
ARM® Cortex-A8 Core  
ARMv7 Architecture  
In-Order, Dual-Issue, Superscalar  
Microprocessor Core  
NEONMultimedia Architecture  
Supports Integer and Floating Point  
Jazelle® RCT Execution Environment  
Parallel Connection for Raw (up to 16-Bit)  
and BT.656/BT.1120 (8-/16-bit)  
Image Sensor Interface (ISIF) for Handling  
Image/Video Data From the Camera Sensor  
Resizer  
ARM® Cortex-A8 Memory Architecture  
32K-Byte Instruction and Data Caches  
512K-Byte L2 Cache  
64K-Byte RAM, 48K-Byte Boot ROM  
TMS320C674xFloating-Point VLIW DSP  
64 General-Purpose Registers (32-Bit)  
Six ALU (32-/40-Bit) Functional Units  
Resizing Image/Video From 1/16x to 8x  
Generating Two Different Resizing  
Outputs Concurrently  
Programmable High-Definition Video Image  
Coprocessing (HDVICP v2) Engine  
Supports 32-Bit Integer, SP (IEEE Single  
Precision/32-Bit) and DP (IEEE Double  
Precision/64-Bit) Floating Point  
Supports up to Four SP Adds Per Clock  
and Four DP Adds Every Two Clocks  
Supports up to Two Floating-Point (SP or  
DP) Approximate Reciprocal or Square  
Root Operations Per Cycle  
Encode, Decode, Transcode Operations  
H.264, MPEG2, VC1, MPEG4, SP/ASP,  
JPEG/MJPEG  
Media Controller  
Controls the HDVPSS, HDVICP2, and ISS  
SGX530 3D Graphics Engine  
Delivers up to 18 MPoly/sec  
Universal Scalable Shader Engine  
Two Multiply Functional Units  
Direct3D Mobile, OpenGLES 1.1 and 2.0,  
Mixed-Precision IEEE Floating-Point  
Multiply Supported up to:  
OpenVG 1.0, OpenMax API Support  
Advanced Geometry DMA Driven Operation  
Programmable HQ Image Anti-Aliasing  
Endianness  
ARM/DSP Instructions/Data Little Endian  
HD Video Processing Subsystem (HDVPSS)  
Two 165 MHz HD Video Capture Inputs  
2 SP x SP SP Per Clock  
2 SP x SP DP Every Two Clocks  
2 SP x DP DP Every Three Clocks  
2 DP x DP DP Every Four Clocks  
Fixed-Point Multiply Supports Two 32 x  
32 Multiplies, Four 16 x 16-bit Multiplies  
including Complex Multiplies, or Eight 8 x  
8-Bit Multiplies per Clock Cycle  
One 16/24-bit Input, Splittable into Dual  
8-bit SD Capture Ports  
C674xTwo-Level Memory Architecture  
One 8/16/24-bit Input  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
All trademarks are the property of their respective owners.  
2
PRODUCT PREVIEW information concerns products in the formative  
or design phase of development. Characteristic data and other  
specifications are design goals. Texas Instruments reserves the right  
to change or discontinue these products without notice.  
Copyright © 2011, Texas Instruments Incorporated  
 
 
 

TMS320DM8148CCYE1 替代型号

型号 品牌 替代类型 描述 数据表
TMS320DM8148SCYE2 TI

完全替代

DaVinci 数字媒体处理器 | CYE | 684
AM3874BCYE100 TI

完全替代

AM387x Sitara ARM Microprocessors (MPUs)

与TMS320DM8148CCYE1相关器件

型号 品牌 获取价格 描述 数据表
TMS320DM8148CCYE2 TI

获取价格

DaVinci 数字媒体处理器 | CYE | 684 | 0 to 90
TMS320DM8148CCYEA0 TI

获取价格

DaVinci 数字媒体处理器 | CYE | 684
TMS320DM8148SCYE0 TI

获取价格

DaVinci 数字媒体处理器 | CYE | 684
TMS320DM8148SCYE1 TI

获取价格

DaVinci 数字媒体处理器 | CYE | 684
TMS320DM8148SCYE2 TI

获取价格

DaVinci 数字媒体处理器 | CYE | 684
TMS320DM8148SCYEA0 TI

获取价格

DaVinci 数字媒体处理器 | CYE | 684
TMS320DM8165 TI

获取价格

TMS320DM816x DaVinci Digital Media Processors
TMS320DM8165SCYG TI

获取价格

DaVinci 数字媒体处理器 | CYG | 1031 | 0 to 0
TMS320DM8165SCYG2 TI

获取价格

DaVinci 数字媒体处理器 | CYG | 1031 | 0 to 0
TMS320DM8165SCYG4 TI

获取价格

DaVinci 数字媒体处理器 | CYG | 1031 | 0 to 0