5秒后页面跳转
TMS320C6746BZCED4 PDF预览

TMS320C6746BZCED4

更新时间: 2024-10-29 15:54:51
品牌 Logo 应用领域
德州仪器 - TI 时钟外围集成电路
页数 文件大小 规格书
247页 1703K
描述
Fixed/Floating Point Digital Signal Processor 361-NFBGA -40 to 90

TMS320C6746BZCED4 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:BGA包装说明:LFBGA, BGA361,19X19,25
针数:361Reach Compliance Code:compliant
ECCN代码:3A991.A.2HTS代码:8542.31.00.01
Factory Lead Time:1 week风险等级:5.62
地址总线宽度:23桶式移位器:NO
位大小:32边界扫描:YES
最大时钟频率:30 MHz外部数据总线宽度:16
格式:FLOATING POINT内部总线架构:SINGLE
JESD-30 代码:S-PBGA-B361JESD-609代码:e1
长度:13 mm低功率模式:YES
湿度敏感等级:3端子数量:361
最高工作温度:90 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LFBGA
封装等效代码:BGA361,19X19,25封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):260
电源:1.2,1.8,3.3 V认证状态:Not Qualified
RAM(字数):8192座面最大高度:1.3 mm
子类别:Digital Signal Processors最大供电电压:1.35 V
最小供电电压:1.25 V标称供电电压:1.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:0.65 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:13 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

TMS320C6746BZCED4 数据手册

 浏览型号TMS320C6746BZCED4的Datasheet PDF文件第2页浏览型号TMS320C6746BZCED4的Datasheet PDF文件第3页浏览型号TMS320C6746BZCED4的Datasheet PDF文件第4页浏览型号TMS320C6746BZCED4的Datasheet PDF文件第5页浏览型号TMS320C6746BZCED4的Datasheet PDF文件第6页浏览型号TMS320C6746BZCED4的Datasheet PDF文件第7页 
Sample &  
Buy  
Support &  
Community  
Product  
Folder  
Tools &  
Software  
Technical  
Documents  
TMS320C6746  
SPRS591E NOVEMBER 2009REVISED MARCH 2014  
TMS320C6746™ Fixed- and Floating-Point DSP  
1 TMS320C6746 Fixed- and Floating-Point DSP  
1.1 Features  
1
2 SP x DP DP Every Three Clocks  
2 DP x DP DP Every Four Clocks  
• 375- and 456-MHz C674x Fixed- and Floating-  
Point VLIW DSP  
• C674x Instruction Set Features  
Fixed-Point Multiply Supports Two 32 x 32-  
Bit Multiplies, Four 16 x 16-Bit Multiplies, or  
Eight 8 x 8-Bit Multiplies per Clock Cycle,  
and Complex Multiples  
– Superset of the C67x+ and C64x+ ISAs  
– Up to 3648 MIPS and 2746 MFLOPS  
– Byte-Addressable (8-, 16-, 32-, and 64-Bit Data)  
– 8-Bit Overflow Protection  
– Bit-Field Extract, Set, Clear  
– Normalization, Saturation, Bit-Counting  
– Compact 16-Bit Instructions  
– Instruction Packing Reduces Code Size  
– All Instructions Conditional  
– Hardware Support for Modulo Loop Operation  
– Protected Mode Operation  
– Exceptions Support for Error Detection and  
Program Redirection  
• C674x Two-Level Cache Memory Architecture  
– 32KB of L1P Program RAM/Cache  
– 32KB of L1D Data RAM/Cache  
– 256KB of L2 Unified Mapped RAM/Cache  
– Flexible RAM/Cache Partition (L1 and L2)  
• Enhanced Direct Memory Access Controller 3  
(EDMA3):  
• Software Support  
– TI DSP BIOS™  
– Chip Support Library and DSP Library  
• 1.8-V or 3.3-V LVCMOS I/Os (Except for USB and  
DDR2 Interfaces)  
• Two External Memory Interfaces:  
– EMIFA  
– 2 Channel Controllers  
– 3 Transfer Controllers  
– 64 Independent DMA Channels  
– 16 Quick DMA Channels  
NOR (8- or 16-Bit-Wide Data)  
NAND (8- or 16-Bit-Wide Data)  
16-Bit SDRAM with 128-MB Address Space  
– Programmable Transfer Burst Size  
• TMS320C674x Floating-Point VLIW DSP Core  
– DDR2/Mobile DDR Memory Controller with one  
of the following:  
– Load-Store Architecture with Nonaligned  
Support  
– 64 General-Purpose Registers (32-Bit)  
– Six ALU (32- and 40-Bit) Functional Units  
16-Bit DDR2 SDRAM with 256-MB Address  
Space  
16-Bit mDDR SDRAM with 256-MB Address  
Space  
Supports 32-Bit Integer, SP (IEEE Single  
Precision/32-Bit) and DP (IEEE Double  
Precision/64-Bit) Floating Point  
• Three Configurable 16550-Type UART Modules:  
– With Modem Control Signals  
– 16-Byte FIFO  
– 16x or 13x Oversampling Option  
• Two Serial Peripheral Interfaces (SPIs) Each with  
Multiple Chip Selects  
• Two Multimedia Card (MMC)/Secure Digital (SD)  
Card Interfaces with Secure Data I/O (SDIO)  
Interfaces  
Supports up to Four SP Additions Per Clock,  
Four DP Additions Every Two Clocks  
Supports up to Two Floating-Point (SP or  
DP) Reciprocal Approximation (RCPxP) and  
Square-Root Reciprocal Approximation  
(RSQRxP) Operations Per Cycle  
– Two Multiply Functional Units:  
• Two Master and Slave Inter-Integrated Circuits  
Mixed-Precision IEEE Floating-Point Multiply  
Supported up to:  
( I2C Bus™)  
• One Host-Port Interface (HPI) with 16-Bit-Wide  
Muxed Address and Data Bus For High Bandwidth  
2 SP x SP SP Per Clock  
2 SP x SP DP Every Two Clocks  
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,  
intellectual property matters and other important disclaimers. PRODUCTION DATA.  
 
 

TMS320C6746BZCED4 替代型号

型号 品牌 替代类型 描述 数据表
TMS320C6746EZCED4 TI

类似代替

低功耗 C674x 浮点 DSP- 456MHz | ZCE | 361 | -40 to

与TMS320C6746BZCED4相关器件

型号 品牌 获取价格 描述 数据表
TMS320C6746BZWT3 TI

获取价格

暂无描述
TMS320C6746BZWTA3 TI

获取价格

Fixed/Floating Point Digital Signal Processor 361-NFBGA -40 to 105
TMS320C6746BZWTD4 TI

获取价格

Fixed/Floating Point Digital Signal Processor 361-NFBGA -40 to 90
TMS320C6746EZCE3 TI

获取价格

低功耗 C674x 浮点 DSP- 456MHz | ZCE | 361 | 0 to 9
TMS320C6746EZCEA3 TI

获取价格

低功耗 C674x 浮点 DSP- 456MHz | ZCE | 361 | -40 to
TMS320C6746EZCED4 TI

获取价格

低功耗 C674x 浮点 DSP- 456MHz | ZCE | 361 | -40 to
TMS320C6746EZWT3 TI

获取价格

低功耗 C674x 浮点 DSP- 456MHz | ZWT | 361 | 0 to 9
TMS320C6746EZWT4 TI

获取价格

低功耗 C674x 浮点 DSP- 456MHz | ZWT | 361 | 0 to 9
TMS320C6746EZWTA3 TI

获取价格

低功耗 C674x 浮点 DSP- 456MHz | ZWT | 361 | -40 to
TMS320C6746EZWTD4 TI

获取价格

低功耗 C674x 浮点 DSP- 456MHz | ZWT | 361 | -40 to