5秒后页面跳转
TM2EP72DPN-50 PDF预览

TM2EP72DPN-50

更新时间: 2024-02-03 21:19:02
品牌 Logo 应用领域
德州仪器 - TI 动态存储器内存集成电路
页数 文件大小 规格书
22页 322K
描述
2MX72 EDO DRAM MODULE, 13ns, DMA168, DIMM-168

TM2EP72DPN-50 技术参数

生命周期:Obsolete零件包装代码:DIMM
包装说明:DIMM, DIMM168针数:168
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.24风险等级:5.84
访问模式:SINGLE BANK PAGE BURST最长访问时间:13 ns
其他特性:CAS BEFORE RAS REFRESHI/O 类型:COMMON
JESD-30 代码:R-XDMA-N168内存密度:150994944 bit
内存集成电路类型:EDO DRAM MODULE内存宽度:72
功能数量:1端口数量:1
端子数量:168字数:2097152 words
字数代码:2000000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:2MX72输出特性:3-STATE
封装主体材料:UNSPECIFIED封装代码:DIMM
封装等效代码:DIMM168封装形状:RECTANGULAR
封装形式:MICROELECTRONIC ASSEMBLY电源:3.3 V
认证状态:Not Qualified刷新周期:2048
最大待机电流:0.009 A子类别:DRAMs
最大压摆率:0.99 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:NO技术:MOS
温度等级:COMMERCIAL端子形式:NO LEAD
端子节距:1.27 mm端子位置:DUAL
Base Number Matches:1

TM2EP72DPN-50 数据手册

 浏览型号TM2EP72DPN-50的Datasheet PDF文件第5页浏览型号TM2EP72DPN-50的Datasheet PDF文件第6页浏览型号TM2EP72DPN-50的Datasheet PDF文件第7页浏览型号TM2EP72DPN-50的Datasheet PDF文件第9页浏览型号TM2EP72DPN-50的Datasheet PDF文件第10页浏览型号TM2EP72DPN-50的Datasheet PDF文件第11页 
TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN  
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES  
SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998  
electrical characteristics over recommended ranges of supply voltage and ambient temperature  
(unless otherwise noted)  
TM2EP64DxN  
’2EP64DxN-50  
’2EP64DxN-60  
’2EP64DxN-70  
PARAMETER  
UNIT  
TEST CONDITIONS  
= – 2 mA  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
High-level  
output  
voltage  
I
I
I
I
LVTTL  
2.4  
2.4  
2.4  
OH  
OH  
OL  
OL  
V
V
V
OH  
= – 100 µA  
= 2 mA  
LVCMOS  
LVTTL  
V
0.2  
V
0.2  
V
0.2  
DD  
DD  
DD  
Low-level  
output  
voltage  
0.4  
0.2  
0.4  
0.2  
0.4  
0.2  
V
OL  
= 100 µA  
LVCMOS  
Input current  
(leakage)  
V
= 3.6 V,  
V = 0 V to 3.9 V,  
DD  
All others = 0 V to V  
I
I
I
± 10  
± 10  
± 10  
± 10  
± 10  
± 10  
µA  
µA  
I
DD  
Output  
current  
(leakage)  
V
= 3.6 V,  
V
= 0 V to V ,  
DD  
DD  
CASx high  
O
O
Read- or  
write-cycle  
current  
‡§  
I
V
V
= 3.6 V,  
Minimum cycle  
960  
16  
800  
16  
720  
16  
mA  
mA  
CC1  
DD  
= 2 V (LVTTL),  
IH  
After one memory cycle,  
RASx and CASx high  
Standby  
current  
I
CC2  
V
= V  
– 0.2 V  
DD  
IH  
(LVCMOS),  
8
8
8
mA  
After one memory cycle,  
RASx and CASx high  
Average  
refresh  
current  
V
= 3.6 V,  
Minimum cycle,  
DD  
RASx cycling,  
‡§  
‡¶  
I
I
960  
880  
800  
720  
720  
640  
mA  
mA  
CC3  
(RAS-only  
refresh  
or CBR)  
CASx high (RAS-only refresh),  
RASx low after CASx low (CBR)  
Average  
EDO current  
V
= 3.6 V,  
t
= MIN,  
DD  
RASx low,  
HPC  
CASx cycling  
CC4  
For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.  
Measured with outputs open  
§
Measured with a maximum of one address change while RASx = V  
IL  
Measured with a maximum of one address change during each EDO cycle, t  
HPC  
8
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443  

与TM2EP72DPN-50相关器件

型号 品牌 获取价格 描述 数据表
TM2EP72DPN-60 TI

获取价格

2MX72 EDO DRAM MODULE, 15ns, DMA168, DIMM-168
TM2EP72DPN-70 TI

获取价格

2MX72 EDO DRAM MODULE, 18ns, DMA168, DIMM-168
TM2EP72DPNDGC TI

获取价格

2MX72 EDO DRAM MODULE, 50ns, DMA168, DIMM-168
TM2FJ64DPN-50 TI

获取价格

2MX64 EDO DRAM MODULE, 50ns, DMA144, DIMM-144
TM2FJ64DPN-70 TI

获取价格

2MX64 EDO DRAM MODULE, 70ns, DMA144, DIMM-144
TM2FJ64EPN-50 TI

获取价格

2MX64 EDO DRAM MODULE, 50ns, DMA144, DIMM-144
TM2FJ64EPN-60 TI

获取价格

2MX64 EDO DRAM MODULE, 60ns, DMA144, DIMM-144
TM2FJ64EPN-70 TI

获取价格

2MX64 EDO DRAM MODULE, 70ns, DMA144, DIMM-144
TM2-GT SYNERGY

获取价格

RF IMPEDANCE TRANSFORMER SURFACE MOUNT MODEL WIDE BANDWIDTH 5 - 1500 MHz
TM2IO PANASONIC

获取价格

32-bit Single-chip Microcontroller