Data Sheet
TransDimension
TD1120
GPIO
IO
I
PL
VDDW
General Purpose IO.
The state of this pin is used to indicate whether a 12MHz or a
30MHz Crystal/Oscillator is being used.
CLKCFG
VDD3.3
CLKCFG
Frequency
12 MHz Crystal
0
12 MHz 3.3V Oscillator input on OSC1
30 MHz Crystal
1
30 MHz 3.3V Oscillator input on OSC1
VDD3.3
VDD3.3
VDD3.3
Data lines for USB Peripheral Port, which may serve as an OTG
port in combination with Host Port 1. If not used, these two pins
should be left floating.
DMP, DPP
DM1, DP1
DM2, DP2
IO
IO
IO
Data lines for Host Port 1, which may serve as a USB Host or an
OTG port in combination with the Peripheral Port. If not used, these
two pins should be left floating.
Data lines for Host Port 2, a dedicated USB Host port. If not used,
these two pins should be left floating.
/PO
/OC
O
I
L
L
VDD3.3
VDD3.3
Turn on/off the gang power for all Host ports.
Over current condition indicator for gang powered Host ports.
Connected to the ID pin of the mini-AB connector for OTG applications. With the
help of an internal pull-up resistor, it determines the chip’s responsibility in an OTG
application, (0: A-DEVICE, 1: B-DEVICE).
VDD3.3
ID
I
For non-OTG application, this pin should be left floating.
Turn on/off the external VBUS (5V) for OTG operation (1: VBUS off; 0: VBUS on) when
using the external Chargepump.
L
VDD3.3
/EXVBO
VBUS
O
I
VBUS input used by the Peripheral port for connection; and also
sampled during HNP/SRP operations when used as an OTG port.
This pin should be left floating in a Host only application.
VBUS pulsing control. This pin is used only OTG port is operating as
a B-DEVICE.
VBP
IO
H
H
VDD3.3
EXT
O
O
VDD3.3A Internal Chargepump output for N-MOSFET (Refer Section TBD)
PD_PMOS
VDD3.3A Internal Chargepump output for P-MOSFET (optional switch on the
VOUT)
VOUT
RREF
I
IO
I
Internal Chargepump output voltage feedback pin
VDD3.3A
Connect external reference resistor (12 kΩ ± 1%) to VSSA
.
ENVREG
VDD3.3A Enables the internal Voltage Regulator if asserted. If not used, this
pin should be tied to VSS.
VREGOUT
PW
Internal Voltage Regulator output of 2.5V
If enabled, this output should be connected to the VDD2.5, VDD2.5A
(and VDDW if Wide-range IO is at 2.5V) supplies of the chip.
If the Regulator is disabled, then this pin should be treated as
another VDD2.5 supply input to the chip.
XMODE
TEST
I
I
H
H
VDD3.3
VDDW
This pin should be grounded for normal operation.
Factory test mode. This pin should be grounded or left floating (has
an internal pull-down) for normal operation.
ATEST13
I
VDDW
Additional address pin for debug usage. Should be grounded or left
TransDimension Inc. — Proprietary
7