TransDimension
TD1120
Data Sheet
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
D10
D9
E10
E9
F10
F9
G10
G9
H10
H9
H8
H7
H6
H5
H4
H3
H2
H1
J10
J9
J8
J7
J6
J5
J4
J3
J2
J1
K10
K9
K8
K7
K6
K5
K4
K3
K2
K1
10
9
10
9
8
7
6
5
4
3
2
1
D8
E8
F8
G8
8
7
6
5
TD1120
4
3
2
1
D3
D2
D1
E3
E2
E1
F3
F2
F1
G3
G2
G1
A B C D E F G H J K
A B C D E F G H J K
Figure 5 - TD1120 84-ball BGA 7x7mm package (top views)
Pin Definitions
The following notations are used to indicate the type of a signal/pin:
I
INPUT
O
OUTPUT
PL
ACTIVE LEVEL PROGRAMMABLE
IO
PW
H
BI-DIRECTIONAL
POWER/GROUND
ACTIVE HIGH
WO
PS
L
WIRED OR
PASSIVE
NA
NC
NOT APPLICABLE
NO CONNECT
ACTIVE LOW
Pin/Signal
Signal Active Voltage
Level
Pin/Signal
Name
Type
Level
Description
OSC1
VDD3.3A A 12 MHz or 30 MHz passive crystal should be connected across
the two pins. Optionally, a 12 MHz or 30 MHz Oscillator can be
sourced through OSC1 while keeping OSC2 unconnected.
I
OSC2
O
I
/RESET
/CS
L
L
L
L
VDDW
VDDW
VDDW
VDDW
VDDW
VDDW
VDDW
VDDW
VDDW
Hardware reset.
I
Chip select.
/WR
I
Write strobe.
/RD
I
Read strobe.
A12:A1
I
Address bus for direct address space of 8K bytes.
16-bit data bus.
D15:D0
IO
O
I
DRQ1:DRQ0
ACK1:ACK0
EOT1:EOT0
PL
PL
PL
DMA Request outputs to support 2 channels
DMA Acknowledge
I
Optional DMA End Of Transfer indicator
Interrupt to the MCU. This pin can be software configured as a
regular output or WO. (WO is the default).
INT1
O/WO
PL
VDDW
1
The active level for INT is programmable by software but defaults to active low after power on or hardware reset. This feature allows glue-less interfacing
with most microprocessors. Caution must be taken in user software to make sure relevant operations (interrupt) are disabled before alterations to default active
levels are made.
6
TransDimension Inc. — Proprietary