5秒后页面跳转
TC74VHC175FK PDF预览

TC74VHC175FK

更新时间: 2024-11-16 05:15:59
品牌 Logo 应用领域
东芝 - TOSHIBA 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
11页 270K
描述
Quad D-Type Flip Flop with Clear

TC74VHC175FK 技术参数

是否Rohs认证: 不符合生命周期:Lifetime Buy
零件包装代码:SOIC包装说明:VSSOP,
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.73
Is Samacsys:N系列:AHC/VHC/H/U/V
JESD-30 代码:R-PDSO-G16长度:4 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:75000000 Hz最大I(ol):0.008 A
位数:4功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:VSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
电源:2/5.5 VProp。Delay @ Nom-Sup:10.5 ns
传播延迟(tpd):17 ns认证状态:Not Qualified
座面最大高度:1 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:3 mm最小 fmax:125 MHz
Base Number Matches:1

TC74VHC175FK 数据手册

 浏览型号TC74VHC175FK的Datasheet PDF文件第2页浏览型号TC74VHC175FK的Datasheet PDF文件第3页浏览型号TC74VHC175FK的Datasheet PDF文件第4页浏览型号TC74VHC175FK的Datasheet PDF文件第5页浏览型号TC74VHC175FK的Datasheet PDF文件第6页浏览型号TC74VHC175FK的Datasheet PDF文件第7页 
TC74VHC175F/FN/FT/FK  
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic  
TC74VHC175F,TC74VHC175FN,TC74VHC175FT,TC74VHC175FK  
Quad D-Type Flip Flop with Clear  
Note: xxxFN (JEDEC SOP) is not available in  
Japan.  
The TC74VHC175 is an advanced high speed CMOS QUAD  
D-TYPE FLIP FLOP fabricated with silicon gate C2MOS  
TC74VHC175F  
technology.  
It achieves the high speed operation similar to equivalent  
Bipolar Schottky TTL while maintaining the CMOS low power  
dissipation.  
These four flip-flops are controlled by a clock input (CK) and a  
clear input (CLR ).  
The information data applied to the D inputs (D1 thru D4) are  
transferred to the outputs (Q1 thru Q4 and Q1 thru Q4 ) on the  
positive-going edge of the clock pulse.  
TC74VHC175FN  
When the CLR input is held low, the Q outputs are at the low  
logic level and the Q outputs are at the high logic level,  
regardless of other input conditions.  
An input protection circuit ensures that 0 to 5.5 V can be  
applied to the input pins without regard to the supply voltage.  
This device can be used to interface 5 V to 3 V systems and two  
supply systems such as battery back up. This circuit prevents  
device destruction due to mismatched supply and input voltages.  
TC74VHC175FT  
Features  
High speed: f  
= 210 MHz (typ.) at V  
= 5 V  
max  
CC  
Low power dissipation: I  
= 4 μA (max) at Ta = 25°C  
CC  
High noise immunity: V  
= V  
= 28% V  
(min)  
NIH  
NIL  
CC  
Power down protection is provided on all inputs.  
Balanced propagation delays: t  
t
pHL  
pLH  
Wide operating voltage range: V  
= 2 to 5.5 V  
CC (opr)  
Low noise: V  
= 0.8 V (max)  
OLP  
TC74VHC175FK  
Pin and function compatible with 74ALS175  
Weight  
SOP16-P-300-1.27A  
SOL16-P-150-1.27  
: 0.18 g (typ.)  
: 0.13 g (typ.)  
TSSOP16-P-0044-0.65A : 0.06 g (typ.)  
VSSOP16-P-0030-0.50  
: 0.02 g (typ.)  
1
2007-10-01  

与TC74VHC175FK相关器件

型号 品牌 获取价格 描述 数据表
TC74VHC175FK(EL) TOSHIBA

获取价格

暂无描述
TC74VHC175FK_12 TOSHIBA

获取价格

Quad D-Type Flip Flop with Clear
TC74VHC175FN TOSHIBA

获取价格

QUAD D-TYPE FLIP-FLOP WITH CLEAR
TC74VHC175FN(ELP) TOSHIBA

获取价格

IC AHC/VHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.15
TC74VHC175FS TOSHIBA

获取价格

IC AHC/VHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.22
TC74VHC175FS(EL) TOSHIBA

获取价格

TC74VHC175FS(EL)
TC74VHC175FS-EL TOSHIBA

获取价格

IC AHC/VHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.22
TC74VHC175FT TOSHIBA

获取价格

QUAD D-TYPE FLIP-FLOP WITH CLEAR
TC74VHC175FT(EL) TOSHIBA

获取价格

暂无描述
TC74VHC175FT_12 TOSHIBA

获取价格

Quad D-Type Flip Flop with Clear