5秒后页面跳转
SY89823LHZ PDF预览

SY89823LHZ

更新时间: 2024-10-01 04:30:07
品牌 Logo 应用领域
麦瑞 - MICREL 逻辑集成电路驱动
页数 文件大小 规格书
8页 122K
描述
3.3V, 500MHz 1:22 DIFFERENTIAL HSTL (1.5V) FANOUT BUFFER/TRANSLATOR

SY89823LHZ 数据手册

 浏览型号SY89823LHZ的Datasheet PDF文件第2页浏览型号SY89823LHZ的Datasheet PDF文件第3页浏览型号SY89823LHZ的Datasheet PDF文件第4页浏览型号SY89823LHZ的Datasheet PDF文件第5页浏览型号SY89823LHZ的Datasheet PDF文件第6页浏览型号SY89823LHZ的Datasheet PDF文件第7页 
®  
3.3V, 500MHz 1:22  
DIFFERENTIAL HSTL (1.5V)  
FANOUT BUFFER/TRANSLATOR  
®
L  
Precision Edge  
SY89823L  
FEATURES  
22 differential HSTL (low-voltage swing) output pairs  
®
Precision Edge  
HSTL outputs drive 50to ground with no offset  
voltage  
DESCRIPTION  
3.3V core supply, 1.8V output supply for reduced  
power  
The SY89823L is a high-performance bus clock driver with 22  
differential High-Speed Transceiver Logic (HSTL), 1.5V compatible  
output pairs. The device is designed for use in low-voltage (3.3V/  
1.8V) applications that require a large number of outputs to drive  
precisely aligned, ultra-low skew signals to their destination. The  
input is multiplexed from either HSTL or Low-Voltage Positive-  
Emitter-Coupled Logic (LVPECL) by the CLK_SEL pin.  
LVPECL and HSTL inputs  
Low part-to-part skew (200ps max.)  
Low pin-to-pin skew (50ps max.)  
Triple-buffered output enable (OE)  
–40°C to +85°C temperature range  
Available in a 64-pin EPAD-TQFP  
The Output Enable (OE) is synchronous and triple-buffered so  
that the outputs will only be enabled/disabled when they are already  
in the LOW state. This avoids any potential of generating a runt clock  
pulse when the device is enabled/disabled, as can occur with an  
asynchronous control. The triple-buffering feature provides a three-  
clock delay from the time the OE input is asserted/de-asserted to  
when the clock appears at the outputs.  
APPLICATIONS  
High-performance PCs  
Workstations  
The SY89823L features low pin-to-pin skew (50ps max.) and low  
part-to-partskew (200psmax.),performancepreviouslyunachievable  
in a standard product having such a high number of outputs. The  
SY89823L is available in a single, space-saving package, enabling  
a lower overall cost solution.  
Parallel processor-based systems  
Other high-performance computing  
Communications  
All support documentation can be found on Micrel’s web site at:  
www.micrel.com.  
LOGIC SYMBOL  
TRUTH TABLE  
OE(1)  
CLK_SEL  
Q0-Q21  
LOW  
/Q0-/Q21  
HIGH  
CLK_SEL  
0
0
1
1
0
1
0
1
HSTL_CLK  
/HSTL_CLK  
0
LOW  
HIGH  
22  
HSTL_CLK  
LVPECL_CLK  
/HSTL_CLK  
/LVPECL_CLK  
Q0 - Q21  
22  
/Q0 - /Q21  
LVPECL_CLK  
1
Note:  
1. The output enable (OE) signal is synchronized with the low level of the  
EN  
/LVPECL_CLK  
HSTL_CLK and LVPECL_CLK signal.  
ENABLE  
LOGIC  
OE  
TYPICAL PERFORMANCE  
Output Amplitude  
vs. Frequency  
900  
800  
700  
600  
500  
400  
300  
200  
100  
0
0
0.2 0.4 0.6 0.8  
1 1.2 1.4 1.6  
OUTPUT FREQUENCY (GHz)  
Precision Edge is a registered trademark of Micrel, Inc.  
Rev.: C  
Amendment: /0  
M9999-011907  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: January 2007  

与SY89823LHZ相关器件

型号 品牌 获取价格 描述 数据表
SY89823LHZTR MICREL

获取价格

3.3V, 500MHz 1:22 DIFFERENTIAL HSTL (1.5V) FANOUT BUFFER/TRANSLATOR
SY89824L MICREL

获取价格

3.3V 1:22 HIGH-PERFORMANCE, LOW VOLTAGE BUS CLOCK DRIVER
SY89824L MICROCHIP

获取价格

The SY89824L is a High Performance Bus Clock Driver with 22 differential HSTL (High Speed
SY89824L_07 MICREL

获取价格

3.3V 1:22 HIGH-PERFORMANCE, LOW VOLTAGE BUS CLOCK DRIVER
SY89824LHC MICREL

获取价格

3.3V 1:22 HIGH-PERFORMANCE, LOW VOLTAGE BUS CLOCK DRIVER
SY89824LHCTR MICREL

获取价格

3.3V 1:22 HIGH-PERFORMANCE, LOW VOLTAGE BUS CLOCK DRIVER
SY89824LHHTR MICREL

获取价格

Low Skew Clock Driver, 89824 Series, 22 True Output(s), 0 Inverted Output(s), PQFP64, LEAD
SY89824LHZ MICREL

获取价格

3.3V 1:22 HIGH-PERFORMANCE, LOW VOLTAGE BUS CLOCK DRIVER
SY89824LHZTR MICREL

获取价格

3.3V 1:22 HIGH-PERFORMANCE, LOW VOLTAGE BUS CLOCK DRIVER
SY89824LTC ETC

获取价格

Industrial Control IC