5秒后页面跳转
SY100H841ZHTR PDF预览

SY100H841ZHTR

更新时间: 2024-11-24 02:51:55
品牌 Logo 应用领域
麦瑞 - MICREL 时钟驱动器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
7页 69K
描述
SINGLE SUPPLY QUAD PECL-TO-TTL W/LATCHED OUTPUT ENABLE

SY100H841ZHTR 技术参数

是否Rohs认证:符合生命周期:Transferred
包装说明:SOP, SOP16,.4Reach Compliance Code:compliant
风险等级:5.71Is Samacsys:N
系列:100H输入调节:DIFFERENTIAL LATCHED
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:10.3 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
最大I(ol):0.024 A湿度敏感等级:2
功能数量:1反相输出次数:
端子数量:16实输出次数:4
最高工作温度:85 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:5 V
Prop。Delay @ Nom-Sup:3.7 ns传播延迟(tpd):3.7 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.3 ns
座面最大高度:2.65 mm子类别:Clock Drivers
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:ECL温度等级:COMMERCIAL EXTENDED
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:7.5 mm最小 fmax:160 MHz
Base Number Matches:1

SY100H841ZHTR 数据手册

 浏览型号SY100H841ZHTR的Datasheet PDF文件第2页浏览型号SY100H841ZHTR的Datasheet PDF文件第3页浏览型号SY100H841ZHTR的Datasheet PDF文件第4页浏览型号SY100H841ZHTR的Datasheet PDF文件第5页浏览型号SY100H841ZHTR的Datasheet PDF文件第6页浏览型号SY100H841ZHTR的Datasheet PDF文件第7页 
®
SINGLE SUPPLY QUAD  
PECL-TO-TTL W/LATCHED  
OUTPUT ENABLE  
PrecisionEdge
SY10H841  
SY100H841  
FEATURES  
Translates positive ECL to TTL (PECL-to-TTL)  
300ps pin-to-pin skew  
®
Precision Edge  
500ps part-to-part skew  
Differential internal design for increased noise  
DESCRIPTION  
immunity and stable threshold inputs  
The SY10/100H841 are single supply, low skew  
translating 1:4 clock drivers.  
VBB reference output  
Single supply  
The devices feature a 24mA TTL output stage, with  
AC performance specified into a 50pF load capacitance.  
A latch is provided on-chip. When LEN is LOW (or left  
open, in which case it is pulled low by the internal pull-  
downs) the latch is transparent. A HIGH on the enable  
pin (EN) forces all outputs LOW.  
As frequencies increase to 40MHz and above, precise  
timing and shaping of clock signals becomes extremely  
important. The H841 solves several clock distribution  
problems such as minimizing skew (300ps), maximizing  
clock fanout (24mA drive), and precise duty cycle control  
through a proprietary differential internal design.  
The 10K version is compatible with 10KH ECL logic  
levels. The 100K version is compatible with 100K levels.  
Enable input  
Latch enable input  
Extra TTL and ECL power/ground pins to reduce  
cross-talk/noise  
High drive capability: 24mA each output  
Fully compatible with industry standard 10K, 100K  
I/O levels  
Available in 16-pin SOIC package  
BLOCK DIAGRAM  
Q
Q
Q
Q
0
1
2
3
PIN NAMES  
Pin  
Function  
TTL Ground (0V)  
GT  
VT  
TTL VCC (+5.0V)  
VE  
ECL VCC (+5.0V)  
GE  
ECL Ground (0V)  
V
BB  
D, D  
VBB  
Q0 - Q3  
EN  
Signal Input (PECL)  
VBB Reference Output (PECL)  
Signal Outputs (TTL)  
Enable Input (PECL)  
Latch Enable Input  
D
D
D Q  
LEN  
EN  
LEN  
Precision Edge is a registered trademark of Micrel, Inc.  
Rev.: G  
Amendment:/0  
M9999-032906  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: March 2006  

与SY100H841ZHTR相关器件

型号 品牌 获取价格 描述 数据表
SY100H842 MICREL

获取价格

SINGLE SUPPLY QUAD PECL-TO-TTL OUTPUT ENABLE
SY100H842L MICREL

获取价格

3.3V SINGLE SUPPLY QUAD PECL-TO-TTL OUTPUT ENABLE
SY100H842LZC MICREL

获取价格

3.3V SINGLE SUPPLY QUAD PECL-TO-TTL OUTPUT ENABLE
SY100H842LZCTR MICREL

获取价格

3.3V SINGLE SUPPLY QUAD PECL-TO-TTL OUTPUT ENABLE
SY100H842LZC-TR MICROCHIP

获取价格

IC CLK BUFFER 1:4 160MHZ 16SOIC
SY100H842LZG MICREL

获取价格

3.3V SINGLE SUPPLY QUAD PECL-TO-TTL OUTPUT ENABLE
SY100H842LZGTR MICREL

获取价格

3.3V SINGLE SUPPLY QUAD PECL-TO-TTL OUTPUT ENABLE
SY100H842LZI MICROCHIP

获取价格

Low Skew Clock Driver, 100H Series, 4 True Output(s), 0 Inverted Output(s), ECL100K, PDSO1
SY100H842LZITR MICROCHIP

获取价格

Low Skew Clock Driver, 100H Series, 4 True Output(s), 0 Inverted Output(s), ECL100K, PDSO1
SY100H842ZC MICREL

获取价格

SINGLE SUPPLY QUAD PECL-TO-TTL OUTPUT ENABLE