5秒后页面跳转
SY100EP195V_06 PDF预览

SY100EP195V_06

更新时间: 2024-09-30 07:20:11
品牌 Logo 应用领域
麦瑞 - MICREL /
页数 文件大小 规格书
18页 696K
描述
3.3V/5V 2.5GHz PROGRAMMABLE DELAY

SY100EP195V_06 数据手册

 浏览型号SY100EP195V_06的Datasheet PDF文件第2页浏览型号SY100EP195V_06的Datasheet PDF文件第3页浏览型号SY100EP195V_06的Datasheet PDF文件第4页浏览型号SY100EP195V_06的Datasheet PDF文件第5页浏览型号SY100EP195V_06的Datasheet PDF文件第6页浏览型号SY100EP195V_06的Datasheet PDF文件第7页 
3.3V/5V 2.5GHz  
PROGRAMMABLE DELAY  
ECL Pro®  
SY100EP195V  
FEATURES  
Pin-for-pin, plug-in compatible to the ON  
Semiconductor MC100EP195  
ECL Pro®  
Maximum frequency > 2.5GHz  
Programmable range: 2.2ns to 12.2ns  
10ps increments  
DESCRIPTION  
The SY100EP195V is a programmable delay line, varying  
the time a logic signal takes to traverse from IN to Q. This  
delay can vary from about 2.2ns to about 12.2ns. The input  
can be PECL, LVPECL, NECL, or LVNECL.  
The delay varies in discrete steps based on a control  
word presented to SY100EP195V. The 10-bit width of this  
latched control register allows for delay increments of  
approximately 10ps.  
An eleventh control bit allows the cascading of multiple  
SY100EP195V devices, for a wider delay range. Each  
additional SY100EP195V effectively doubles the delay range  
available.  
PECL mode operating range: V = 3.0V to 5.5V  
with V = 0V  
CC  
EE  
NECL mode operating range: V = 0V  
with V = –3.0V to –5.5V  
CC  
EE  
Open input default state  
Safety clamp on inputs  
A logic high on the /EN pin will force Q to logic low  
D[0:10] can accept either ECL, CMOS, or TTL inputs  
V output reference voltage  
BB  
Available in a 32-pin TQFP package  
For maximum flexibility, the control register interface  
accepts CMOS or TTL level signals, as well as the input  
level at the IN± pins.  
All support documentation can be found on Micrel’s web  
site at: www.micrel.com.  
CROSS REFERENCE TABLE  
APPLICATIONS  
Clock de-skewing  
Timing adjustment  
Aperture centering  
Micrel Semiconductor  
SY100EP195VTI  
ON Semiconductor  
MC100EP195FA  
SY100EP195VTITR  
MC100EP195FAR2  
TYPICAL PERFORMANCE  
TYPICAL APPLICATIONS CIRCUIT  
Data Signal  
of Unknown Phase  
Delay vs. Tap  
D
Q+  
Q–  
12000  
Flip-Flop  
SY100EP195V  
10000  
8000  
6000  
4000  
2000  
0
CLOCK+  
IN  
Q
CK  
/IN  
/Q  
CLOCK–  
D[9:0]  
CONTROL  
LOGIC  
0
200 400 600 800 1000 1200  
TAP (DIGITAL WORD)  
ECL Pro is a registered trademark of Micrel, Inc.  
Rev.: D  
Amendment: /0  
M9999-120505  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: December 2005  

与SY100EP195V_06相关器件

型号 品牌 获取价格 描述 数据表
SY100EP195VTCTR MICREL

获取价格

ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32, TQFP-32
SY100EP195VTG MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY
SY100EP195VTGTR MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY
SY100EP195VTG-TR MICROCHIP

获取价格

ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32
SY100EP195VTI MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY CHIP
SY100EP195VTI MICROCHIP

获取价格

Active Delay Line, Programmable, 1-Func, 1023-Tap, Complementary Output, ECL, PQFP32, TQFP
SY100EP195VTITR MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY CHIP
SY100EP196 MICROCHIP

获取价格

The SY100EP196V is a programmable delay line, varying the time a logic signal takes to tra
SY100EP196V MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY WITH FINE TUNE CONTROL
SY100EP196V_0607 MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY WITH FINE TUNE CONTROL