5秒后页面跳转
SUR50N06-07L-E3 PDF预览

SUR50N06-07L-E3

更新时间: 2024-09-27 14:45:03
品牌 Logo 应用领域
威世 - VISHAY /
页数 文件大小 规格书
5页 98K
描述
Power Field-Effect Transistor, N-Channel, Metal-oxide Semiconductor FET

SUR50N06-07L-E3 技术参数

是否Rohs认证:符合生命周期:Obsolete
包装说明:,Reach Compliance Code:unknown
风险等级:5.84Is Samacsys:N
配置:Single最大漏极电流 (Abs) (ID):96 A
FET 技术:METAL-OXIDE SEMICONDUCTOR工作模式:ENHANCEMENT MODE
最高工作温度:175 °C极性/信道类型:N-CHANNEL
最大功率耗散 (Abs):136 W子类别:FET General Purpose Power
表面贴装:YESBase Number Matches:1

SUR50N06-07L-E3 数据手册

 浏览型号SUR50N06-07L-E3的Datasheet PDF文件第2页浏览型号SUR50N06-07L-E3的Datasheet PDF文件第3页浏览型号SUR50N06-07L-E3的Datasheet PDF文件第4页浏览型号SUR50N06-07L-E3的Datasheet PDF文件第5页 
SUR50N06-07L  
Vishay Siliconix  
New Product  
N-Channel 60-V (D-S), 175_C MOSFET  
FEATURES  
PRODUCT SUMMARY  
D TrenchFETr Power MOSFETS  
D 175_C Junction Temperature  
APPLICATIONS  
RoHS  
V(BR)DSS (V)  
rDS(on) (W)  
ID (A)c  
96  
COMPLIANT  
0.0074 @ V = 10 V  
GS  
60  
0.0088 @ V = 4.5 V  
GS  
88  
D Automotive Such As:  
– High-Side Switch  
– Motor Drives  
– 12-V Battery  
D Secondary Synchronous Rectification  
TO-252  
Reverse Lead DPAK  
D
G
Drain Connected to Tab  
G
D
S
Top View  
S
N-Channel MOSFET  
Ordering Information: SUR50N06-07L—E3  
ABSOLUTE MAXIMUM RATINGS (T = 25_C UNLESS OTHERWISE NOTED)  
A
Parameter  
Symbol  
Limit  
Unit  
Drain-Source Voltage  
Gate-Source Voltage  
V
60  
DS  
V
V
GS  
2
0
c
T
= 25_C  
96  
C
Continuous Drain Current (T = 175_C)  
I
J
D
c
T
= 100_C  
67  
C
A
Pulsed Drain Current  
I
100  
45  
DM  
Single Pulse Avalanche Current  
Single Pulse Repetitive Avalanche Energy  
Power Dissipation  
I
AS  
L = 0.1 mH  
a
E
AS  
101  
mJ  
W
T
= 25_C  
P
136  
C
D
Operating Junction and Storage Temperature Range  
T , T  
J
–55 to 175  
_C  
stg  
THERMAL RESISTANCE RATINGS  
Parameter  
Symbol  
Typical  
Maximum  
Unit  
t
1
0
s
e
c
15  
40  
18  
50  
b
Junction-to-Ambient  
R
thJA  
thJC  
Steady State  
_C/W  
Junction-to-Case  
R
0.85  
1.1  
Notes:  
a. Duty cycle 1%.  
b. Surface mounted on 1” FR4 board.  
c. Based on maximum allowable Junction Temperature. Package limitation current is 50 A.  
Document Number: 73561  
S–52324—Rev. A, 07-Nov-05  
www.vishay.com  
1

与SUR50N06-07L-E3相关器件

型号 品牌 获取价格 描述 数据表
SUR510EF AUK

获取价格

Epitaxial Planar Type NPN Silicon Transistor
SUR510EF KODENSHI

获取价格

Epitaxial planar NPN silicon transistor
SUR511EF KODENSHI

获取价格

Epitaxial planar NPN/PNP silicon transistor
SUR511EF AUK

获取价格

NPN/PNP Epitaxial Planar Silicon Transistor
SUR512EF AUK

获取价格

NPN/PNP Epitaxial Planar Silicon Transistor
SUR512EF KODENSHI

获取价格

Epitaxial planar NPN/PNP silicon transistor
SUR519J KODENSHI

获取价格

Epitaxial planar NPN silicon transistor
SUR519J AUK

获取价格

Epitaxial planar NPN silicon transistor
SUR521H AUK

获取价格

Epitaxial Planar Type NPN Silicon Transistor
SUR521H KODENSHI

获取价格

Epitaxial planar NPN silicon transistor