5秒后页面跳转
STK14C88-K35 PDF预览

STK14C88-K35

更新时间: 2024-01-29 20:40:58
品牌 Logo 应用领域
其他 - ETC 存储内存集成电路静态存储器
页数 文件大小 规格书
13页 370K
描述
32K x 8 AutoStore nvSRAM QuantumTrap CMOS Nonvolatile Static RAM

STK14C88-K35 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP32,.3Reach Compliance Code:unknown
ECCN代码:3A001.A.2.CHTS代码:8542.32.00.41
风险等级:5.75Is Samacsys:N
最长访问时间:35 nsJESD-30 代码:R-CDIP-T32
JESD-609代码:e0长度:40.635 mm
内存密度:262144 bit内存集成电路类型:NON-VOLATILE SRAM
内存宽度:8功能数量:1
端子数量:32字数:32768 words
字数代码:32000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-55 °C
组织:32KX8封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:DIP封装等效代码:DIP32,.3
封装形状:RECTANGULAR封装形式:IN-LINE
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V认证状态:Not Qualified
座面最大高度:4.12 mm最大待机电流:0.0015 A
子类别:SRAMs最大压摆率:0.085 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn85Pb15)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

STK14C88-K35 数据手册

 浏览型号STK14C88-K35的Datasheet PDF文件第1页浏览型号STK14C88-K35的Datasheet PDF文件第2页浏览型号STK14C88-K35的Datasheet PDF文件第3页浏览型号STK14C88-K35的Datasheet PDF文件第5页浏览型号STK14C88-K35的Datasheet PDF文件第6页浏览型号STK14C88-K35的Datasheet PDF文件第7页 
STK14C88  
SRAM WRITE CYCLES #1 & #2  
(VCC = 5.0V ± 10%)e  
SYMBOLS  
STK14C88-25 STK14C88-35 STK14C88-45  
NO.  
PARAMETER  
UNITS  
#1  
#2  
Alt.  
MIN  
25  
20  
20  
10  
0
MAX  
MIN  
35  
25  
25  
12  
0
MAX  
MIN  
45  
30  
30  
15  
0
MAX  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
t
t
t
WC  
Write Cycle Time  
Write Pulse Width  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
AVAV  
AVAV  
t
t
t
WLWH  
WLEH  
WP  
CW  
DW  
t
t
t
t
Chip Enable to End of Write  
Data Set-up to End of Write  
Data Hold after End of Write  
Address Set-up to End of Write  
Address Set-up to Start of Write  
Address Hold after End of Write  
Write Enable to Output Disable  
Output Active after End of Write  
ELWH  
DVWH  
WHDX  
ELEH  
DVEH  
EHDX  
t
t
t
t
t
DH  
t
t
t
20  
0
25  
0
30  
0
AVWH  
AVEH  
AW  
t
t
t
AVWL  
WHAX  
AVEL  
EHAX  
AS  
t
t
t
0
0
0
WR  
i, j  
t
t
10  
13  
15  
WLQZ  
WZ  
t
t
5
5
5
WHQX  
OW  
Note j: If W is low when E goes low, the outputs remain in the high-impedance state.  
Note k: E or W must be VIH during address transitions.  
Note l: HSB must be high during SRAM WRITE cycles.  
SRAM WRITE CYCLE #1: W Controlledk, l  
12  
t
AVAV  
ADDRESS  
19  
14  
t
WHAX  
t
ELWH  
E
17  
t
AVWH  
18  
t
AVWL  
13  
t
W
WLWH  
15  
16  
t
t
DVWH  
WHDX  
DATA IN  
DATA IN  
DATA VALID  
20  
t
WLQZ  
21  
t
WHQX  
HIGH IMPEDANCE  
DATA OUT  
PREVIOUS DATA  
SRAM WRITE CYCLE #2: E Controlledk, l  
12  
t
AVAV  
ADDRESS  
18  
14  
19  
t
t
t
AVEL  
ELEH  
EHAX  
E
17  
t
AVEH  
13  
t
WLEH  
W
15  
16  
t
t
DVEH  
EHDX  
DATA IN  
DATA VALID  
HIGH IMPEDANCE  
DATA OUT  
December 2002  
4
Document Control # ML0014 rev 0.0  
 
 
 
 

与STK14C88-K35相关器件

型号 品牌 描述 获取价格 数据表
STK14C88-K35I ETC 32K x 8 AutoStore nvSRAM QuantumTrap CMOS Nonvolatile Static RAM

获取价格

STK14C88-K35M ETC 32K x 8 AutoStore nvSRAM QuantumTrap CMOS Nonvolatile Static RAM

获取价格

STK14C88-K45 ETC 32K x 8 AutoStore nvSRAM QuantumTrap CMOS Nonvolatile Static RAM

获取价格

STK14C88-K45I ETC 32K x 8 AutoStore nvSRAM QuantumTrap CMOS Nonvolatile Static RAM

获取价格

STK14C88-K45M ETC 32K x 8 AutoStore nvSRAM QuantumTrap CMOS Nonvolatile Static RAM

获取价格

STK14C88-L SIMTEK Statement of Material Content Ceramic LCC Packages

获取价格