5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SNJ54LV123AW
SNJ54LV123AW PDF预览

SNJ54LV123AW

更新时间： 2024-02-10 22:00:52
品牌 Logo 应用领域
德州仪器 - TI 触发器输入元件
页数 文件大小 规格书
23页 531K
描述
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

阅读下载

中文翻译

获取价格

SNJ54LV123AW 技术参数

生命周期：Obsolete零件包装代码：DFP
包装说明：DFP, FL16,.25针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.84其他特性：EDGE TRIGGERED FROM ACTIVE-HIGH OR ACTIVE-LOW GATED LOGIC INPUTS
系列：LV/LV-A/LVX/HJESD-30 代码：R-GDFP-F16
长度：10.16 mm逻辑集成电路类型：MONOSTABLE MULTIVIBRATOR
数据/时钟输入次数：2功能数量：2
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C输出极性：COMPLEMENTARY
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DFP
封装等效代码：FL16,.25封装形状：RECTANGULAR
封装形式：FLATPACK电源：3.3 V
传播延迟（tpd）：42 ns认证状态：Not Qualified
筛选级别：MIL-PRF-38535座面最大高度：2.03 mm
子类别：Prescaler/Multivibrators最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：2.5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子形式：FLAT
端子节距：1.27 mm端子位置：DUAL
宽度：6.73 mmBase Number Matches：1

SNJ54LV123AW 数据手册

 浏览型号SNJ54LV123AW的Datasheet PDF文件第2页浏览型号SNJ54LV123AW的Datasheet PDF文件第3页浏览型号SNJ54LV123AW的Datasheet PDF文件第4页浏览型号SNJ54LV123AW的Datasheet PDF文件第5页浏览型号SNJ54LV123AW的Datasheet PDF文件第6页浏览型号SNJ54LV123AW的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢊ
ꢀ
ꢁ
ꢋ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢌ
ꢍ
ꢉ
ꢄ
ꢎ
ꢏ
ꢐ
ꢎ
ꢑ
ꢒ
ꢒ
ꢏ
ꢎ
ꢉ
ꢓ
ꢄ
ꢏ
ꢔ
ꢕ
ꢁ
ꢕ
ꢀ
ꢐ
ꢉ
ꢓ
ꢄ
ꢏ
ꢔ
ꢖ ꢑꢐ ꢗ ꢀꢘ ꢗꢔꢑ ꢐꢐꢙꢐ ꢎꢑꢒ ꢒ ꢏ ꢎ ꢑ ꢁꢚ ꢍ ꢐꢀ  
ꢍ
ꢄ
ꢐ
ꢑ
ꢅ
ꢑ
ꢓ
ꢎ
ꢉ
ꢐ
ꢕ
ꢎ
ꢀ
SCLS393O − APRIL 1998 − REVISED OCTOBER 2005  
D
D
D
D
D
D
D
2-V to 5.5-V V  
Operation  
D
D
D
D
D
I
Supports Partial-Power-Down Mode  
CC  
off  
Operation  
Max t of 11 ns at 5 V  
pd  
Retriggerable for Very Long Output Pulses,  
up to 100% Duty Cycle  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
Overriding Clear Terminates Output Pulse  
Glitch-Free Power-Up Reset on Outputs  
Typical V  
>2.3 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
= 3.3 V, T = 25°C  
A
Support Mixed-Mode Voltage Operation on  
All Ports  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Schmitt-Trigger Circuitry on A, B, and CLR  
Inputs for Slow Input Transition Rates  
D
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
Edge Triggered From Active-High or  
Active-Low Gated Logic Inputs  
− 1000-V Charged-Device Model (C101)  
SN74LV123A . . . RGY PACKAGE  
(TOP VIEW)  
SN54LV123A . . . FK PACKAGE  
(TOP VIEW)  
SN54LV123A . . . J OR W PACKAGE  
SN74LV123A . . . D, DB, DGV, NS,  
OR PW PACKAGE  
(TOP VIEW)  
1
16  
1A  
1B  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
15  
14  
13  
12  
11  
10  
1B  
1CLR  
1Q  
2
3
4
5
6
7
1R /C  
1R /C  
ext ext  
ext ext  
1C  
1Q  
2Q  
3
2
1 20 19  
18  
ext  
1CLR  
1Q  
1C  
1Q  
ext  
1C  
1Q  
1CLR  
1Q  
4
5
6
7
8
ext  
17  
16  
2Q  
2Q  
12 2Q  
NC  
NC  
2C  
2CLR  
2B  
ext  
11  
10  
9
2C  
2CLR  
2B  
ext  
15 2Q  
2Q  
2R /C  
ext ext  
2R /C  
ext ext  
GND  
14  
9 10 11 12 13  
2CLR  
2C  
ext  
8
9
2A  
NC − No internal connection  
description/ordering information  
The ’LV123A devices are dual retriggerable monostable multivibrators designed for 2-V to 5.5-V V  
operation.  
CC  
These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method,  
the A input is low and the B input goes high. In the second method, the B input is high and the A input goes low.  
In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high.  
The output pulse duration is programmable by selecting external resistance and capacitance values. The  
external timing capacitor must be connected between C  
and R /C  
(positive) and an external resistor  
ext  
ext ext  
connected between R /C  
resistance between R /C and V . The output pulse duration also can be reduced by taking CLR low.  
and V . To obtain variable pulse durations, connect an external variable  
ext ext  
CC  
ext ext  
CC  
Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input  
pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition  
rates with jitter-free triggering at the outputs.  
Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (A) or  
high-level-active (B) input. Pulse duration can be reduced by taking CLR low. The input/output timing diagram  
illustrates pulse control by retriggering the inputs and early clearing.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2005, Texas Instruments Incorporated  
ꢍ ꢁ ꢄꢏꢀꢀ ꢕ ꢐꢗ ꢏꢎꢖ ꢑꢀ ꢏ ꢁ ꢕꢐꢏꢌ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢚꢎ ꢕ ꢌ ꢍ ꢘꢐ ꢑꢕ ꢁ  
ꢛ
ꢌ
ꢉ
ꢐ
ꢉ
ꢝꢥ  
ꢧ
ꢠ
ꢨ
ꢣ
ꢦ
ꢛꢝ  
ꢠ
ꢥ
ꢡ
ꢢ
ꢨ
ꢨ
ꢤ
ꢥ
ꢛ
ꢦꢞ  
ꢠ
ꢧ
ꢩ
ꢢ
ꢪ
ꢫ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢤ
ꢬ
ꢚ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢛ
ꢠ
ꢞ
ꢩ
ꢤ
ꢡ
ꢝ
ꢧꢝ  
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢩ
ꢤ
ꢨ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢨꢣ  
ꢞ
ꢠ
ꢧ
ꢐꢤꢭ  
ꢦ
ꢞ
ꢑ
ꢥ
ꢞ
ꢛ
ꢨ
ꢢ
ꢣ
ꢤ
ꢥ
ꢛ
ꢞ
ꢞ
ꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢨ
ꢟ
ꢮ
ꢦ
ꢨ
ꢨ
ꢦ
ꢥ
ꢛ
ꢯ
ꢬ
ꢚ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢠ
ꢥ
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢬ  
ꢩ
ꢨ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢰ
ꢟ
ꢠ
ꢤ
ꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡ
ꢤ
ꢞ
ꢞ
ꢦꢨ  
ꢝ
ꢫ
ꢯ
ꢝ
ꢥ
ꢡ
ꢫ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞꢛ  
ꢝ
ꢥ
ꢰ
ꢠ
ꢧ
ꢦ
ꢫ
ꢫ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...23

中文翻译

下载PDF

与SNJ54LV123AW相关器件

型号 品牌 获取价格 描述 数据表
SNJ54LV125AFK TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SNJ54LV125AJ TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SNJ54LV125AW TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SNJ54LV125W TI

获取价格

 		LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, CDFP14
SNJ54LV126AFK TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SNJ54LV126AJ TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SNJ54LV126AW TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SNJ54LV132AFK TI

获取价格

 		QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SNJ54LV132AJ TI

获取价格

 		QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SNJ54LV132AW TI

获取价格

 		QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

与SNJ54LV123AW相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证