SNJ54F373FKR

更新时间： 2024-11-24 13:13:51

品牌	Logo	应用领域
德州仪器 - TI		总线驱动器总线收发器锁存器逻辑集成电路输出元件
页数	文件大小	规格书
16页	529K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SNJ54F373FKR 数据手册

SN54F373, SN74F373

OCTAL TRANSPARENT D-TYPE LATCHES

WITH 3-STATE OUTPUTS

SDFS076A – D2932, MARCH 1987 – REVISED OCTOBER 1993

SN54F373 . . . J PACKAGE

SN74F373 . . . DB, DW, OR N PACKAGE

(TOP VIEW)

• Eight Latches in a Single Package

• 3-State Bus-Driving True Outputs

• Full Parallel Access for Loading

• Buffered Control Inputs

• Package Options Include Plastic

Small-Outline (SOIC) and Shrink

Small-Outline (SSOP) Packages, Ceramic

Chip Carriers, and Plastic and Ceramic

DIPs

13 5D

12 5Q

description

These 8-bit latches feature 3-state outputs

designed specifically for driving highly capacitive

or relatively low-impedance loads. They are

particularly suitable for implementing buffer

registers, I/O ports, bidirectional bus drivers, and

working registers.

GND

SN54F373 . . . FK PACKAGE

(TOP VIEW)

The eight latches of the ′F373 are transparent

D-type latches. While the latch-enable (LE) input

ishigh, theQoutputswillfollowthedata(D)inputs.

When the latch enable is taken low, the Q outputs

are latched at the logic levels set up at the D

inputs.

20 19

9 10 11 12 13

A buffered output-enable (OE) input can be used

to place the eight outputs in either a normal

logic state (high or low logic levels) or a

high-impedance state. In the high-impedance

state, the outputs neither load nor drive the bus

lines significantly. The high-impedance state and

increased drive provide the capability to drive bus

lines without need for interface or pullup

components.

The output-enable (OE) input does not affect the internal operations of the latches. Old data can be retained

or new data can be entered while the outputs are in the high-impedance state.

The SN74F373 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count

and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54F373 is characterized for operation over the full military temperature range of –55°C to 125°C. The

SN74F373 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

(each latch)

INPUTS

OUTPUT

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...16

中文翻译

下载PDF

与SNJ54F373FKR相关器件

型号	品牌	获取价格	描述	数据表
SNJ54F373J	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SNJ54F373W	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SNJ54F374FK	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54F374J	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54F374W	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54F377FK	TI	获取价格	F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20
SNJ54F377FK-00	TI	获取价格	F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20
SNJ54F377J-00	TI	获取价格	F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20
SNJ54F379FK	TI	获取价格	F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20
SNJ54F379J	ROCHESTER	获取价格	D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output,

与SNJ54F373FKR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

38
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

30
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

58
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

54

产品中心

服务支持

精选活动

关于我们

帮助中心

SNJ54F373FKR

SNJ54F373FKR 数据手册

与SNJ54F373FKR相关器件

与SNJ54F373FKR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SNJ54F373FKR

SNJ54F373FKR 数据手册

与SNJ54F373FKR相关器件

与SNJ54F373FKR相关文章

您还可以找

您在本页遇到什么问题？