5秒后页面跳转
捷配首页

Datasheet > SN75LVDT1422PAGG4
SN75LVDT1422PAGG4 PDF预览

SN75LVDT1422PAGG4

更新时间： 2024-02-13 16:50:04
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
20页 252K
描述
14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER

阅读下载

中文翻译

获取价格

SN75LVDT1422PAGG4 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：QFP包装说明：TFQFP, TQFP64,.47SQ
针数：64Reach Compliance Code：compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.5差分输出：YES
驱动器位数：14输入特性：DIFFERENTIAL
接口集成电路类型：LINE TRANSCEIVER接口标准：EIA-644; TIA-644
JESD-30 代码：S-PQFP-G64JESD-609代码：e4
长度：10 mm湿度敏感等级：3
功能数量：1端子数量：64
最高工作温度：70 °C最低工作温度：-10 °C
输出特性：DIFFERENTIAL输出极性：INVERTED
封装主体材料：PLASTIC/EPOXY封装代码：TFQFP
封装等效代码：TQFP64,.47SQ封装形状：SQUARE
封装形式：FLATPACK, THIN PROFILE, FINE PITCH峰值回流温度（摄氏度）：260
电源：3.3 V认证状态：Not Qualified
最大接收延迟：接收器位数：14
座面最大高度：1.2 mm子类别：Line Driver or Receivers
最大压摆率：49 mA最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
电源电压1-最大：3.6 V电源电压1-分钟：3 V
电源电压1-Nom：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：10 mm
Base Number Matches：1

SN75LVDT1422PAGG4 数据手册

 浏览型号SN75LVDT1422PAGG4的Datasheet PDF文件第2页浏览型号SN75LVDT1422PAGG4的Datasheet PDF文件第3页浏览型号SN75LVDT1422PAGG4的Datasheet PDF文件第4页浏览型号SN75LVDT1422PAGG4的Datasheet PDF文件第5页浏览型号SN75LVDT1422PAGG4的Datasheet PDF文件第6页浏览型号SN75LVDT1422PAGG4的Datasheet PDF文件第7页 
SN75LVDT1422  
www.ti.com  
SLLS653–JUNE 2005  
14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER  
FEATURES  
•
•
•
Integrated Termination Resistor  
•
•
•
•
•
10 MHz to 100 MHz Shift Clock Support  
Supports Spread Spectrum Clocking  
64-Pin TQFP Package (PAG)  
175 Mbytes/sec In TX/RX Modes  
Reduces Cable Size, Cost, and System EMI  
Bidirectional Data Communication  
APPLICATIONS  
•
•
•
Flash Memory Cards  
Plain Paper Copiers  
Printers  
Total Power < 360 mW Typ at 100-MHz Worst  
Case Pattern  
•
•
•
Power-Down Mode: < 500 µW Typ  
No External Components Required for PLL  
Inputs and Outputs Compatible with  
TIA/EIA-644 LVDS Standard  
•
ESD Rating > 5 kV (HBM)  
DESCRIPTION  
The SN75LVDT1422 Full Duplex Serializer/Deserializer incorporates a 14-bit serializer and a 14-bit deserializer.  
Operation of the serializer is independent of the operation of the deserializer. The 14-bit serializer accepts 14  
TTL input lines and generates 2 LVDS high-speed serial streams plus one LVDS clock signal. The 14-bit  
deserializer accepts 3 LVDS input signals (2 high-speed serial streams and one LVDS clock signal) and drives  
out 14 TTL data signals plus one TTL clock.  
The serializer loads 14 data bits into registers upon the rising or falling edge of the input clock signal (CLK IN).  
Rising or falling edge operation can be selected via the R/F select pin for the transmitter only. The frequency of  
CLK IN is multiplied seven times and then used to unload the data registers in 7-bit slices. The two high-speed  
serial streams and a phase-locked clock (TCLK±) are then output to LVDS output drivers. The frequency of  
TCLK± is the same as the input clock, CLK IN.  
The deserializer accepts data on two high-speed LVDS data lines. High-speed data is received and loaded into  
registers at the rate seven times the LVDS input clock (RCLK±). The data is then unloaded to a 14-bit wide  
LVTTL parallel bus at the RCLK± rate. The SN75LVDT1422 presents valid data on the falling edge of the output  
clock (CLK OUT).  
The SN75LVDT1422 provides three termination resistors for the differential LVDS inputs thus minimizing cost,  
and board space, while providing better overall signal integrity (SI). The data bus appears the same at the input  
to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user  
interventions are as follows:  
Possible use of the TX ENABLE and RX ENABLE feature. Both the TX and RX ENABLE circuits are  
active-high inputs that independently enable the serializer and deserializer. When TX is disabled, the LVDS  
outputs go to high impedance. When RX is disabled, the TTL outputs go to a known low state.  
The SN75LVDT1422 is characterized for operation over the free-air temperature range of –10°C to 70°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...20

中文翻译

下载PDF

SN75LVDT1422PAGG4 替代型号

型号 品牌 替代类型 描述 数据表
SN75LVDT1422PAG TI

类似代替

 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER
SN75LVDT1422PAGR TI

类似代替

 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER

与SN75LVDT1422PAGG4相关器件

型号 品牌 获取价格 描述 数据表
SN75LVDT1422PAGR TI

获取价格

 		14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER
SN75LVDT1422PAGRG4 TI

获取价格

 		14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER
SN75LVDT386 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDT386DGG TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDT386DGGG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDT386DGGR TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDT386DGGRG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDT388 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDT388A TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDT388ADBT TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

与SN75LVDT1422PAGG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证