ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇꢈ ꢃ ꢃ ꢉꢊ ꢀꢁ ꢋꢃ ꢄꢅ ꢆꢇ ꢈꢃ ꢃꢉ
ꢌ ꢍꢌ ꢎꢅ ꢉꢏꢆ ꢐ ꢑꢆꢉꢄ ꢏꢒꢓ ꢓ ꢔꢕꢀ ꢖ ꢗꢕ ꢘ ꢅꢔ ꢕꢀ
ꢙ ꢘꢆ ꢇ ꢌ ꢎꢀꢆꢉꢆ ꢔ ꢐ ꢒꢆ ꢚ ꢒꢆꢀ
SCAS586J − DECEMBER 1996 − REVISED OCTOBER 2003
D
D
D
D
Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V V
D
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
)
CC
Typical V
<0.8 V at V
(Output Ground Bounce)
OLP
CC
= 3.3 V, T = 25°C
D
D
Latch-Up Performance Exceeds 500 mA Per
JESD 17
A
Support Unregulated Battery Operation
Down to 2.7 V
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
I
and Power-Up 3-State Support Hot
off
Insertion
SN74LVTH244A . . . RGY PACKAGE
(TOP VIEW)
SN54LVTH244A . . . J OR W PACKAGE
SN74LVTH244A . . . DB, DW, NS,
OR PW PACKAGE
SN54LVTH244A . . . FK PACKAGE
(TOP VIEW)
(TOP VIEW)
1
20
1
2
3
4
5
6
7
8
9
10
1OE
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
2Y1
GND
V
CC
20
19
18
17
16
15
14
3
2
1 20 19
18
19
18
17
16
15
14
13
12
2
3
4
5
6
7
8
9
1Y1
2A4
1Y2
2A3
1Y3
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
2Y1
2OE
1Y1
2A4
1Y2
2A3
1Y3
2A2
1Y4
1A2
2Y3
1A3
2Y2
1A4
4
5
6
7
8
2OE
1Y1
2A4
1Y2
2A3
1Y3
17
16
15
14
9 10 11 12 13
13 2A2
12 1Y4
10
11
11
2A1
description/ordering information
These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V
capability to provide a TTL interface to a 5-V system environment.
operation, but with the
CC
ORDERING INFORMATION
ORDERABLE
†
T
A
PACKAGE
TOP-SIDE MARKING
PART NUMBER
SN74LVTH244ARGYR
SN74LVTH244ADW
SN74LVTH244ADWR
SN74LVTH244ANSR
SN74LVTH244ADBR
SN74LVTH244APWR
SN74LVTH244AGQNR
SN74LVTH244AZQNR
SNJ54LVTH244AJ
QFN − RGY
SOIC − DW
Tape and reel
Tube
LXH244A
LVTH244A
Tape and reel
Tape and reel
Tape and reel
Tape and reel
SOP − NS
LVTH244A
LXH244A
LXH244A
−40°C to 85°C
SSOP − DB
TSSOP − PW
VFBGA − GQN
VFBGA − ZQN (Pb-free)
CDIP − J
Tape and reel
LXH244A
Tube
Tube
Tube
SNJ54LVTH244AJ
SNJ54LVTH244AW
SNJ54LVTH244AFK
−55°C to 125°C
CFP − W
SNJ54LVTH244AW
SNJ54LVTH244AFK
LCCC − FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available
at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢚ
ꢚ
ꢕ
ꢐ
ꢪ
ꢗ
ꢥ
ꢡ
ꢒ
ꢑ
ꢣ
ꢆ
ꢤ
ꢭ
ꢘ
ꢞ
ꢐ
ꢜ
ꢟ
ꢁ
ꢝ
ꢗ
ꢉ
ꢆ
ꢉ
ꢛ
ꢜ
ꢦ
ꢥ
ꢝ
ꢞ
ꢤ
ꢤ
ꢟ
ꢠ
ꢡ
ꢡ
ꢜ
ꢢ
ꢢ
ꢛ
ꢛ
ꢧ
ꢞ
ꢞ
ꢟ
ꢜ
ꢜ
ꢞ
ꢛ
ꢣ
ꢣ
ꢧ
ꢣ
ꢤ
ꢥ
ꢟ
ꢟ
ꢦ
ꢦ
ꢜ
ꢢ
ꢡ
ꢠ
ꢣ
ꢣ
ꢣ
ꢜ
ꢞ
ꢝ
ꢧ
ꢥ
ꢨ
ꢣ
ꢣ
ꢩ
ꢛ
ꢤ
ꢡ
ꢣ
ꢢ
ꢛ
ꢢ
ꢮ
ꢞ
ꢟ
ꢜ
ꢥ
ꢪ
ꢡ
ꢜ
ꢪ
ꢢ
ꢢ
ꢦ
ꢣ
ꢦ
ꢍ
Copyright 2003, Texas Instruments Incorporated
ꢐ ꢜ ꢧ ꢟ ꢞꢪ ꢥꢤ ꢢꢣ ꢤꢞ ꢠꢧ ꢩꢛ ꢡꢜ ꢢ ꢢꢞ ꢰꢘ ꢄꢎ ꢚꢕ ꢓ ꢎꢌꢱꢂ ꢌꢂꢊ ꢡꢩꢩ ꢧꢡ ꢟ ꢡ ꢠꢦ ꢢꢦꢟ ꢣ ꢡ ꢟ ꢦ ꢢꢦ ꢣꢢꢦ ꢪ
ꢟ
ꢞ
ꢤ
ꢢ
ꢞ
ꢟ
ꢠ
ꢢ
ꢞ
ꢣ
ꢧ
ꢛ
ꢝ
ꢛ
ꢤ
ꢦ
ꢟ
ꢢ
ꢫ
ꢢ
ꢦ
ꢟ
ꢞ
ꢝ
ꢆ
ꢦ
ꢬ
ꢡ
ꢘ
ꢜ
ꢠ
ꢦ
ꢣ
ꢢ
ꢡ
ꢜ
ꢪ
ꢟꢪ
ꢡ
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢯ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢍ
ꢟ
ꢡ
ꢜ
ꢢ
ꢮ
ꢍ
ꢚ
ꢟ
ꢞ
ꢪ
ꢢ
ꢛ
ꢞ
ꢤ
ꢦ
ꢣꢛ
ꢜ
ꢯ
ꢪ
ꢞ
ꢦ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢡ
ꢟ
ꢛ
ꢩ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢥ ꢜꢩ ꢦꢣꢣ ꢞ ꢢꢫꢦ ꢟ ꢭꢛ ꢣꢦ ꢜ ꢞꢢꢦ ꢪꢍ ꢐ ꢜ ꢡꢩ ꢩ ꢞ ꢢꢫꢦ ꢟ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢣ ꢊ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢛꢞ ꢜ
ꢢ
ꢧ
ꢟ
ꢞꢤ
ꢦ
ꢣ
ꢣ
ꢛ
ꢜ
ꢯ
ꢪ
ꢞ
ꢦ
ꢣ
ꢜ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢣ
ꢡ
ꢟ
ꢛ
ꢩ
ꢮ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢪ
ꢦ
ꢢ
ꢦ
ꢣ
ꢛ
ꢜ
ꢯ
ꢞ
ꢝ
ꢡ
ꢩ
ꢩ
ꢧ
ꢡ
ꢟ
ꢡ
ꢠ
ꢦ
ꢢ
ꢦꢟ
ꢣ
ꢍ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265