5秒后页面跳转
捷配首页

Datasheet > SN74LVCZ161284A_08
SN74LVCZ161284A_08 PDF预览

SN74LVCZ161284A_08

更新时间： 2024-11-06 03:20:27
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
13页 277K
描述
19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

阅读下载

中文翻译

获取价格

SN74LVCZ161284A_08 数据手册

 浏览型号SN74LVCZ161284A_08的Datasheet PDF文件第2页浏览型号SN74LVCZ161284A_08的Datasheet PDF文件第3页浏览型号SN74LVCZ161284A_08的Datasheet PDF文件第4页浏览型号SN74LVCZ161284A_08的Datasheet PDF文件第5页浏览型号SN74LVCZ161284A_08的Datasheet PDF文件第6页浏览型号SN74LVCZ161284A_08的Datasheet PDF文件第7页 
SN74LVCZ161284A  
19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER  
WITH ERROR-FREE POWER UP  
www.ti.com  
SCES358B–SEPTEMBER 2001–REVISED MAY 2005  
FEATURES  
DGG PACKAGE  
(TOP VIEW)  
•
Power-On Reset (POR) Prevents Printer  
Errors When Printer Is Turned On, But No  
Valid Signal Is at Pins A9–A13  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
HD  
A9  
DIR  
Y9  
2
•
•
Operates From 3 V to 3.6 V  
3
A10  
A11  
A12  
A13  
Y10  
Y11  
Y12  
Y13  
1.4-kΩ Pullup Resistors Integrated on All  
Open-Drain Outputs Eliminate the Need for  
Discrete Resistors  
4
5
6
•
Designed for IEEE Std 1284-I (Level-1 Type)  
and IEEE Std 1284-II (Level-2 Type) Electrical  
Specifications  
7
V
V
CABLE  
CC  
CC  
8
A1  
A2  
B1  
B2  
9
•
•
•
•
Flow-Through Architecture Optimizes PCB  
Layout  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
GND  
A3  
A4  
GND  
B3  
B4  
Ioff and Power-Up 3-State Support Hot  
Insertion  
A5  
B5  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
A6  
GND  
A7  
B6  
GND  
B7  
B8  
V
ESD Protection Exceeds JESD 22  
– 4000-V Human-Body Model (A114-A)  
– 350-V Machine Model (A115-A)  
A8  
V
CABLE  
CC  
CC  
PERI LOGIC IN  
PERI LOGIC OUT  
C14  
C15  
C16  
– 1500-V Charged-Device Model (C101)  
A14  
A15  
A16  
A17  
DESCRIPTION/ORDERING INFORMATION  
C17  
The SN74LVCZ161284A is designed for 3-V to 3.6-V  
VCC operation. This device provides asynchronous  
two-way communication between data buses. The  
control-function implementation minimizes external  
timing requirements.  
HOST LOGIC OUT  
HOST LOGIC IN  
This device has eight bidirectional bits; data can flow in the A-to-B direction when the direction-control (DIR) input  
is high and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side and  
four receivers. The SN74LVCZ161284A has one receiver dedicated to the HOST LOGIC line and a driver to  
drive the PERI LOGIC line.  
The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a  
totem-pole configuration and in an open-drain configuration when HD is low. This meets the drive requirements  
as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface  
specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have  
a 1.4-kΩ integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low  
state or if the output voltage is above VCC CABLE. If VCC CABLE is off, PERI LOGIC OUT is set to low.  
The device has two supply voltages. VCC is designed for 3-V to 3.6-V operation. VCC CABLE supplies the inputs  
and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even  
when VCC CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING  
LVCZ161284A  
0°C to 70°C  
TSSOP – DGG  
Tape and reel  
SN74LVCZ161284AGR  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2001–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...13

中文翻译

下载PDF

与SN74LVCZ161284A_08相关器件

型号 品牌 获取价格 描述 数据表
SN74LVCZ161284ADL TI

获取价格

 		暂无描述
SN74LVCZ161284ADLR TI

获取价格

 		5 LINE TRANSCEIVER, PDSO48, SSOP-48
SN74LVCZ161284AGR TI

获取价格

 		19-BIT IEEE 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP
SN74LVCZ16240A TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVCZ16240ADGG TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVCZ16240ADGGR TI

获取价格

 		暂无描述
SN74LVCZ16240ADGVR TI

获取价格

 		LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TVSOP-48
SN74LVCZ16240ADL TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVCZ16240ADLG4 TI

获取价格

 		LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, SSOP-48
SN74LVCZ16244A TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

与SN74LVCZ161284A_08相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证