SN74LVCZ161284A

更新时间： 2024-11-28 22:16:15

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
10页	161K
描述
19-BIT IEEE 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVCZ161284A 数据手册

SN74LVCZ161284A

19-BIT IEEE 1284 TRANSLATION TRANSCEIVER

WITH ERROR-FREE POWER UP

SCES358B – SEPTEMBER 2001 – REVISED SEPTEMBER 2002

DGG PACKAGE

(TOP VIEW)

Power-On Reset (POR) Prevents Printer

Errors When Printer Is Turned On, But No

Valid Signal Is at Pins A9–A13

DIR

Operates From 3 V to 3.6 V

1.4-kΩ Pullup Resistors Integrated on All

Open-Drain Outputs Eliminate the Need for

Discrete Resistors

A10

A11

A12

A13

Y10

Y11

Y12

Y13

Designed for the IEEE Std 1284-I (Level-1

Type) and IEEE Std 1284-II (Level-2 Type)

Electrical Specifications

CABLE

GND

Flow-Through Architecture Optimizes PCB

Layout

and Power-Up 3-State Support Hot

off

Insertion

Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

ESD Protection Exceeds JESD 22

– 4000-V Human-Body Model (A114-A)

– 350-V Machine Model (A115-A)

CABLE

– 1500-V Charged-Device Model (C101)

PERI LOGIC IN

PERI LOGIC OUT

C14

C15

C16

A14

A15

A16

A17

description/ordering information

The SN74LVCZ161284A is designed for 3-V to

3.6-V V

operation. This device provides

C17

asynchronous two-way communication between

data buses. The control-function implementation

minimizes external timing requirements.

HOST LOGIC OUT

HOST LOGIC IN

This device has eight bidirectional bits; data can flow in the A-to-B direction when the direction-control

input (DIR) is high, and in the B-to-A direction when DIR is low. This device also has five drivers that drive the

cable side and four receivers. The SN74LVCZ161284A has one receiver dedicated to the HOST LOGIC line

and a driver to drive the PERI LOGIC line.

ORDERING INFORMATION

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

†

PACKAGE

TSSOP – DGG

0°C to 70°C

Tape and reel SN74LVCZ161284AGR

LVCZ161284A

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines

are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...10

中文翻译

下载PDF

与SN74LVCZ161284A相关器件

型号	品牌	获取价格	描述	数据表
SN74LVCZ161284A_05	TI	获取价格	19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP
SN74LVCZ161284A_08	TI	获取价格	19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP
SN74LVCZ161284ADL	TI	获取价格	暂无描述
SN74LVCZ161284ADLR	TI	获取价格	5 LINE TRANSCEIVER, PDSO48, SSOP-48
SN74LVCZ161284AGR	TI	获取价格	19-BIT IEEE 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP
SN74LVCZ16240A	TI	获取价格	16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVCZ16240ADGG	TI	获取价格	16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVCZ16240ADGGR	TI	获取价格	暂无描述
SN74LVCZ16240ADGVR	TI	获取价格	LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TVSOP-48
SN74LVCZ16240ADL	TI	获取价格	16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

与SN74LVCZ161284A相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

52
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

41
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

69
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

65

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVCZ161284A

SN74LVCZ161284A 数据手册

与SN74LVCZ161284A相关器件

与SN74LVCZ161284A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVCZ161284A

SN74LVCZ161284A 数据手册

与SN74LVCZ161284A相关器件

与SN74LVCZ161284A相关文章

您还可以找

您在本页遇到什么问题？