Datasheet > SN74LVC1G02_08

SN74LVC1G02_08

更新时间： 2024-02-08 05:31:28

品牌	Logo	应用领域
德州仪器 - TI		输入元件
页数	文件大小	规格书
15页	560K
描述
SINGLE 2-INPUT POSITIVE NOR-GATE

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVC1G02_08 数据手册

SN74LVC1G02

SINGLE 2-INPUT POSITIVE NOR-GATE

www.ti.com

SCES213R–APRIL 1999–REVISED JANUARY 2007

FEATURES

•

Available in the Texas Instruments

NanoFree™ Package

•

I_offSupports Partial-Power-Down Mode

Operation

•

Supports 5-V V_CCOperation

Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

Inputs Accept Voltages to 5.5 V

Max t_pdof 3.6 ns at 3.3 V

ESD Protection Exceeds JESD 22

–

2000-V Human-Body Model (A114-A)

200-V Machine Model (A115-A)

Low Power Consumption, 10-µA Max I_CC

±24-mA Output Drive at 3.3 V

1000-V Charged-Device Model (C101)

YZP PACKAGE

(BOTTOM VIEW)

DBV PACKAGE

(TOP VIEW)

DCK PACKAGE

(TOP VIEW)

DRL PACKAGE

(TOP VIEW)

GND

V_CC

GND

See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

This single 2-input positive-NOR gate is designed for 1.65-V to 5.5-V V_CCoperation.

The SN74LVC1G02 performs the Boolean function Y = A + B or Y = A•B in positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the

package.

This device is fully specified for partial-power-down applications using I_off. The I_offcircuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

T_A

PACKAGE⁽¹⁾

ORDERABLE PART NUMBER

TOP-SIDE MARKING⁽²⁾

_ _ _ CB_

NanoFree™ – WCSP (DSBGA)

0.23-mm Large Bump – YZP

(Pb-free)

SN74LVC1G02YZPR

Reel of 3000 SN74LVC1G02DBVR

Reel of 250 SN74LVC1G02DBVT

Reel of 3000 SN74LVC1G02DCKR

Reel of 250 SN74LVC1G02DCKT

Reel of 4000 SN74LVC1G02DRLR

SOT (SOT-23) – DBV

C02_

–40°C to 85°C

SOT (SC-70) – DCK

CB_

SOT (SOT-553) – DRL

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at

www.ti.com/sc/package.

(2) DBV/DCK/DRL: The actual top-side marking has one additional character that designates the assembly/test site.

YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following

character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...15

中文翻译

下载PDF

与SN74LVC1G02_08相关器件

型号	品牌	获取价格	描述	数据表
SN74LVC1G02_10	TI	获取价格	SINGLE 2-INPUT POSITIVE NOR-GATE
SN74LVC1G02ADCKR	TI	获取价格	LVC/LCX/Z SERIES, 2-INPUT NOR GATE, PDSO5, PLASTIC, SO-5
SN74LVC1G02DBV	TI	获取价格	SINGLE 2-INPUT POSITIVE-NOR GATE
SN74LVC1G02DBVR	TI	获取价格	SINGLE 2-INPUT POSITIVE-NOR GATE
SN74LVC1G02DBVR	UMW	获取价格	逻辑集成电路
SN74LVC1G02DBVRE4	TI	获取价格	SINGLE 2-INPUT POSITIVE NOR-GATE
SN74LVC1G02DBVRG4	TI	获取价格	SINGLE 2-INPUT POSITIVE-NOR GATE
SN74LVC1G02DBVT	TI	获取价格	SINGLE 2-INPUT POSITIVE-NOR GATE
SN74LVC1G02DBVTE4	TI	获取价格	SINGLE 2-INPUT POSITIVE NOR-GATE
SN74LVC1G02DBVTG4	TI	获取价格	SINGLE 2-INPUT POSITIVE NOR-GATE

与SN74LVC1G02_08相关文章

Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

2
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

13
解读L9904TR手册资料：产品概述、主要功能、电气参数
2024-08-20

24
芯片底部填充工艺：提升电子设备可靠性的关键步骤
2024-08-14

83

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC1G02_08

SN74LVC1G02_08 数据手册

与SN74LVC1G02_08相关器件

与SN74LVC1G02_08相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC1G02_08

SN74LVC1G02_08 数据手册

与SN74LVC1G02_08相关器件

与SN74LVC1G02_08相关文章

您还可以找

您在本页遇到什么问题？