Datasheet > 逻辑 > 栅极> SN74LVC1G02-EP

SN74LVC1G02-EP

更新时间： 2024-11-30 12:47:03

品牌	Logo	应用领域
德州仪器 - TI		输入元件
页数	文件大小	规格书
14页	545K
描述
SINGLE 2-INPUT POSITIVE-NOR GATE

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVC1G02-EP 数据手册

SN74LVC1G02-EP

SINGLE 2-INPUT POSITIVE-NOR GATE

www.ti.com

SGLS370–AUGUST 2006

FEATURES

•

Supports 5-V V_CCOperation

•

Controlled Baseline

Inputs Accept Voltages to 5.5 V

Max t_pdof 3.6 ns at 3.3 V

– One Assembly

– One Test Site

Low Power Consumption, 10-µA Max I_CC

±24-mA Output Drive at 3.3 V

– One Fabrication Site

•

Extended Temperature Performance of –55°C

to 125°C

I_offSupports Partial-Power-Down Mode

Operation

Enhanced Diminishing Manufacturing

Sources (DMS) Support

•

Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

•

Enhanced Product-Change Notification

ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

(1)

Qualification Pedigree

Available in the Texas Instruments

NanoStar™ and NanoFree™ Packages

– 1000-V Charged-Device Model (C101)

(1) Component qualification in accordance with JEDEC and

industry standards to ensure reliable operation over an

extended temperature range. This includes, but is not limited

to, Highly Accelerated Stress Test (HAST) or biased 85/85,

temperature cycle, autoclave or unbiased HAST,

electromigration, bond intermetallic life, and mold compound

life. Such qualification testing should not be viewed as

justifying use of this component beyond specified

performance and environmental limits.

YEA^(A), YEP^(A), YZA^(A)

DBV^(A)PACKAGE

(TOP VIEW)

DCK PACKAGE

DRL^(A)PACKAGE

(TOP VIEW)

OR YZP^(A)PACKAGE

(BOTTOM VIEW)

(TOP VIEW)

GND

V_CC

GND

See mechanical drawings for dimensions.

A. Product Preview

DESCRIPTION/ORDERING INFORMATION

This single 2-input positive-NOR gate is designed for 1.65-V to 5.5-V V_CCoperation.

The SN74LVC1G02 performs the Boolean function Y = A + B or Y = A × B in positive logic.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the

die as the package.

This device is fully specified for partial-power-down applications using I_off. The I_offcircuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar, NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...14

中文翻译

下载PDF

与SN74LVC1G02-EP相关器件

型号	品牌	获取价格	描述	数据表
SN74LVC1G02MDCKREP	TI	获取价格	SINGLE 2-INPUT POSITIVE-NOR GATE
SN74LVC1G02MDRLREP	TI	获取价格	8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUT
SN74LVC1G02YEAR	TI	获取价格	SINGLE 2-INPUT POSITIVE-NOR GATE
SN74LVC1G02YEPR	TI	获取价格	SINGLE 2-INPUT POSITIVE-NOR GATE
SN74LVC1G02YZAR	TI	获取价格	SINGLE 2-INPUT POSITIVE-NOR GATE
SN74LVC1G02YZPR	TI	获取价格	SINGLE 2-INPUT POSITIVE-NOR GATE
SN74LVC1G04	TI	获取价格	SINGLE INVERTER
SN74LVC1G04_07	TI	获取价格	SINGLE INVERTER GATE
SN74LVC1G04_10	TI	获取价格	SINGLE INVERTER GATE
SN74LVC1G04_15	TI	获取价格	SN74LVC1G04 Single Inverter Gate

与SN74LVC1G02-EP相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

52
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

41
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

69
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

65

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC1G02-EP

SN74LVC1G02-EP 数据手册

与SN74LVC1G02-EP相关器件

与SN74LVC1G02-EP相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC1G02-EP

SN74LVC1G02-EP 数据手册

与SN74LVC1G02-EP相关器件

与SN74LVC1G02-EP相关文章

您还可以找

您在本页遇到什么问题？