5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> SN74LV8154-EP
SN74LV8154-EP PDF预览

SN74LV8154-EP

更新时间： 2024-11-24 11:58:27
品牌 Logo 应用领域
德州仪器 - TI 计数器输出元件
页数 文件大小 规格书
15页 562K
描述
DUAL 16 BIT BINARY COUNTER WITH 3-STATE OUTPUT REGISTERS

阅读下载

中文翻译

获取价格

SN74LV8154-EP 数据手册

 浏览型号SN74LV8154-EP的Datasheet PDF文件第2页浏览型号SN74LV8154-EP的Datasheet PDF文件第3页浏览型号SN74LV8154-EP的Datasheet PDF文件第4页浏览型号SN74LV8154-EP的Datasheet PDF文件第5页浏览型号SN74LV8154-EP的Datasheet PDF文件第6页浏览型号SN74LV8154-EP的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈꢃ ꢉꢊ ꢋ  
ꢌꢍꢎ ꢄ ꢇ ꢏ ꢐꢑ ꢒ ꢐꢑ ꢁꢎꢓꢔ ꢕ ꢖꢍ ꢁ ꢒꢊ ꢓ  
ꢗ ꢑꢒ ꢘ ꢙ ꢉꢀꢒꢎꢒ ꢊ ꢖ ꢍꢒ ꢋꢍꢒ ꢓꢊ ꢚ ꢑꢀ ꢒꢊ ꢓ ꢀ  
SCLS704A − JULY 2006 − REVISED SEPTEMBER 2007  
D
Controlled Baseline  
− One Assembly Site  
− One Test Site  
D
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
− One Fabrication Site  
− 1000-V Charged-Device Model (C101)  
†
Component qualification in accordance with JEDEC and industry  
standards to ensure reliable operation over an extended  
temperature range. This includes, but is not limited to, Highly  
Accelerated Stress Test (HAST) or biased 85/85, temperature  
cycle, autoclave or unbiased HAST, electromigration, bond  
intermetallic life, and mold compound life. Such qualification  
testing should not be viewed as justifying use of this component  
beyond specified performance and environmental limits.  
D
D
Extended Temperature Performance of  
−55°C to 125°C  
Enhanced Diminishing Manufacturing  
Sources (DMS) Support  
D
D
D
Enhanced Product-Change Notification  
†
Qualification Pedigree  
Can Be Used as Two 16 Bit Counters or a  
Single 32 Bit Counter  
PW PACKAGE  
(TOP VIEW)  
D
D
D
2-V to 5.5-V V  
Operation  
CC  
CLKA  
CLKB  
GAL  
GAU  
GBL  
1
2
3
4
5
6
7
8
9
10  
20  
V
CC  
Max t of 25 ns at 5 V (RCLK to Y)  
pd  
19 Y0  
18 Y1  
17 Y2  
Typical V  
<0.7 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 5 V, T = 25°C  
A
D
D
D
Typical V  
>4.4 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
16  
Y3  
= 5 V, T = 25°C  
A
GBU  
15 Y4  
I
Supports Partial-Power-Down Mode  
14  
13  
12  
11  
RCLK  
RCOA  
CLKBEN  
GND  
Y5  
Y6  
Y7  
CCLR  
off  
Operation  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
description/ordering information  
The SN74LV8154 is a dual 16 bit binary counter with 3-state output registers, designed for 2-V to 5.5-V V  
operation.  
CC  
This 16 bit counter (A or B) feeds a 16 bit storage register and each storage register is further divided into an  
upper byte and lower byte. The GAL, GAU, GBL, and GBU inputs are used to select the byte that needs to be  
output at Y0−Y7. CLKA is the clock for A counter and CLKB is the clock for B counter. RCLK is the clock for the  
A and B storage registers. All three clock signals are positive-edge triggered.  
A 32 bit counter can be realized by connecting CLKA and CLKB together and by connecting RCOA to CLKBEN.  
To ensure the high-impedance state during power up or power down, GAL, GAU, GBL, and GBU should be tied  
to V through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability  
CC  
of the driver.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
†
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
}
T
A
PACKAGE  
−55°C to 125°C  
TSSOP − PW Tape and reel  
SN74LV8154MPWREP  
LV8154ME  
†
‡
For the most current package and ordering information, see the Package Option Addendum at the  
end of this document, or see the TI website at www.ti.com.  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/packaging.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢋ
ꢋ
ꢓ
ꢖ
ꢪ
ꢌ
ꢥ
ꢍ
ꢕ
ꢣ
ꢒ
ꢤ
ꢑ
ꢞ
ꢖ
ꢜ
ꢁ
ꢝ
ꢌ
ꢎ
ꢒ
ꢎ
ꢛ
ꢜ
ꢦ
ꢝ
ꢞ
ꢤ
ꢟ
ꢠ
ꢡ
ꢡ
ꢢ
ꢢ
ꢛ
ꢛ
ꢞ
ꢞ
ꢜ
ꢜ
ꢛ
ꢣ
ꢣ
ꢧ
ꢤ
ꢥ
ꢟ
ꢟ
ꢦ
ꢦ
ꢜ
ꢢ
ꢡ
ꢠ
ꢣ
ꢣ
ꢞ
ꢝ
ꢧ
ꢒꢦ  
ꢥ
ꢨ
ꢣ
ꢩ
ꢛ
ꢤ
ꢡ
ꢣ
ꢢ
ꢛ
ꢢ
ꢞ
ꢟ
ꢜ
ꢥ
ꢪ
ꢡ
ꢜ
ꢢ
ꢢ
ꢦ
ꢣ
ꢫ
Copyright 2007, Texas Instruments Incorporated  
ꢟ
ꢞ
ꢤ
ꢢ
ꢞ
ꢟ
ꢠ
ꢢ
ꢞ
ꢣ
ꢧ
ꢛ
ꢝ
ꢛ
ꢤ
ꢦ
ꢟ
ꢢ
ꢬ
ꢢ
ꢦ
ꢟ
ꢞ
ꢝ
ꢭ
ꢡ
ꢑ
ꢜ
ꢠ
ꢦ
ꢣ
ꢢ
ꢡ
ꢜ
ꢪ
ꢡ
ꢟ
ꢪ
ꢮ
ꢡ
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ  
ꢟ
ꢟ
ꢡ
ꢜ
ꢢ
ꢯ
ꢫ
ꢋ
ꢟ
ꢞ
ꢪ
ꢥ
ꢤ
ꢢ
ꢛ
ꢞ
ꢜ
ꢧ
ꢟ
ꢞ
ꢤ
ꢦ
ꢣ
ꢣ
ꢛ
ꢜ
ꢰ
ꢪ
ꢞ
ꢦ
ꢣ
ꢜ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢣ
ꢡ
ꢟ
ꢛ
ꢩ
ꢯ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢪ
ꢦ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

与SN74LV8154-EP相关器件

型号 品牌 获取价格 描述 数据表
SN74LV8154MPWREP TI

获取价格

 		Enhanced Product Dual 16-Bit Binary Counter With 3-State Output Registers 20-TSSOP -55 to
SN74LV8154N TI

获取价格

 		DUAL 16 BIT BINARY COUNTERS WITH 3 STATE OUTPUT REGISTERS
SN74LV8154NE4 TI

获取价格

 		DUAL 16 BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS
SN74LV8154PW TI

获取价格

 		DUAL 16 BIT BINARY COUNTERS WITH 3 STATE OUTPUT REGISTERS
SN74LV8154PWE4 TI

获取价格

 		DUAL 16 BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS
SN74LV8154PWG4 TI

获取价格

 		DUAL 16 BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS
SN74LV8154PWR TI

获取价格

 		DUAL 16 BIT BINARY COUNTERS WITH 3 STATE OUTPUT REGISTERS
SN74LV8154PWRE4 TI

获取价格

 		DUAL 16 BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS
SN74LV8154PWRG4 TI

获取价格

 		DUAL 16 BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS
SN74LV86 TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

与SN74LV8154-EP相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证