5秒后页面跳转
SN74LS148N PDF预览

SN74LS148N

更新时间: 2024-11-11 23:06:19
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 运算电路逻辑集成电路光电二极管输出元件编码器
页数 文件大小 规格书
7页 234K
描述
10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

SN74LS148N 技术参数

生命周期:Transferred零件包装代码:DIP
包装说明:DIP, DIP16,.3针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.65其他特性:8 TO 3 LINE PRIORITY ENCODER; CASCADABLE; WITH GROUP SELECT OUTPUT
系列:LSJESD-30 代码:R-PDIP-T16
JESD-609代码:e0长度:19.175 mm
负载电容(CL):15 pF逻辑集成电路类型:ENCODER
位数:8功能数量:1
端子数量:16最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
电源:5 V最大电源电流(ICC):20 mA
传播延迟(tpd):33 ns认证状态:Not Qualified
座面最大高度:4.44 mm子类别:Arithmetic Circuits
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:7.62 mmBase Number Matches:1

SN74LS148N 数据手册

 浏览型号SN74LS148N的Datasheet PDF文件第2页浏览型号SN74LS148N的Datasheet PDF文件第3页浏览型号SN74LS148N的Datasheet PDF文件第4页浏览型号SN74LS148N的Datasheet PDF文件第5页浏览型号SN74LS148N的Datasheet PDF文件第6页浏览型号SN74LS148N的Datasheet PDF文件第7页 
SN54/74LS147  
SN54/74LS148  
SN54/74LS748  
10-LINE-TO-4-LINE  
AND 8-LINE-TO-3-LINE  
PRIORITY ENCODERS  
The SN54/74LS147 and the SN54/74LS148 are Priority Encoders. They  
provide priority decoding of the inputs to ensure that only the highest order  
data line is encoded. Both devices have data inputs and outputs which are  
active at the low logic level.  
The LS147 encodes nine data lines to four-line (8-4-2-1) BCD. The implied  
decimal zero condition does not require an input condition because zero is  
encoded when all nine data lines are at a high logic level.  
10-LINE-TO-4-LINE  
AND 8-LINE-TO-3-LINE  
PRIORITY ENCODERS  
LOW POWER SCHOTTKY  
The LS148 encodes eight data lines to three-line (4-2-1) binary (octal). By  
providing cascading circuitry (Enable Input EI and Enable Output EO) octal  
expansion is allowed without needing external circuitry.  
The SN54/74LS748 is a proprietary Motorola part incorporating a built-in  
deglitcher network which minimizes glitches on the GS output. The glitch  
occurs on the negative going transition of the EI input when data inputs 0–7  
are at logical ones.  
The only dc parameter differences between the LS148 and the LS748 are  
that (1) Pin 10 (input 0) has a fan-in of 2 on the LS748 versus a fan-in of 1 on  
the LS148; (2) Pins 1, 2, 3, 4, 11, 12 and 13 (inputs 1, 2, 3, 4, 5, 6, 7) have a  
fan-in of 3 on the LS748 versus a fan-in of 2 on the LS148.  
J SUFFIX  
CERAMIC  
CASE 620-09  
16  
1
N SUFFIX  
PLASTIC  
CASE 648-08  
The only ac difference is that t  
45 ns.  
from EI to EO is changed from 40 to  
PHL  
16  
SN54/74LS147  
1
(TOP VIEW)  
D SUFFIX  
SOIC  
CASE 751B-03  
16  
1
ORDERING INFORMATION  
SN54LSXXXJ Ceramic  
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
SN54/74LS148  
SN54/74LS748  
(TOP VIEW)  
FAST AND LS TTL DATA  
5-245  

与SN74LS148N相关器件

型号 品牌 获取价格 描述 数据表
SN74LS148N-00 TI

获取价格

IC LS SERIES, 8-BIT ENCODER, PDIP16, Arithmetic Circuit
SN74LS148N3 TI

获取价格

10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS
SN74LS148NDS MOTOROLA

获取价格

LS SERIES, 8-BIT ENCODER, PDIP16, PLASTIC PACKAGE-16
SN74LS148NE4 TI

获取价格

10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS
SN74LS148NSR TI

获取价格

10 LINE TO 4 LINE AND 8 LINE TO 3 LINE PRIORITY ENCODERS
SN74LS148NSRE4 TI

获取价格

10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS
SN74LS148NSRG4 TI

获取价格

10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS
SN74LS14D ONSEMI

获取价格

Schmitt Triggers Dual Gate/Hex Inverter
SN74LS14D TI

获取价格

HEX SCHMITT-TRIGGER INVERTERS
SN74LS14D MOTOROLA

获取价格

SCHMITT TRIGGERS DUAL GATE/HEX INVERTER