是否Rohs认证: | 不符合 | 生命周期: | Obsolete |
包装说明: | DIP, DIP14,.3 | Reach Compliance Code: | not_compliant |
风险等级: | 5.89 | Is Samacsys: | N |
JESD-30 代码: | R-PDIP-T14 | 逻辑集成电路类型: | AND-OR-INVERT GATE |
端子数量: | 14 | 最高工作温度: | 70 °C |
最低工作温度: | 封装主体材料: | PLASTIC/EPOXY | |
封装代码: | DIP | 封装等效代码: | DIP14,.3 |
封装形状: | RECTANGULAR | 封装形式: | IN-LINE |
认证状态: | Not Qualified | 施密特触发器: | NO |
子类别: | Gates | 表面贴装: | NO |
技术: | TTL | 温度等级: | COMMERCIAL |
端子形式: | THROUGH-HOLE | 端子节距: | 2.54 mm |
端子位置: | DUAL | Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
SN74L55N-00 | TI |
获取价格 |
TTL/H/L SERIES, 8-INPUT AND-OR-INVERT GATE, PDIP14 | |
SN74L55N-10 | TI |
获取价格 |
TTL/H/L SERIES, 8-INPUT AND-OR-INVERT GATE, PDIP14 | |
SN74L71 | TI |
获取价格 |
AND-GATED R-S MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR | |
SN74L71J | TI |
获取价格 |
暂无描述 | |
SN74L71J-00 | TI |
获取价格 |
TTL/H/L SERIES, NEGATIVE EDGE TRIGGERED R-S FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14 | |
SN74L71N | TI |
获取价格 |
IC,FLIP-FLOP,SINGLE,SET/RESET TYPE,L-TTL,DIP,14PIN,PLASTIC | |
SN74L72J | TI |
获取价格 |
IC,FLIP-FLOP,SINGLE,J/K TYPE,L-TTL,DIP,14PIN,CERAMIC | |
SN74L72N | TI |
获取价格 |
IC,FLIP-FLOP,SINGLE,J/K TYPE,L-TTL,DIP,14PIN,PLASTIC | |
SN74L73J | ROCHESTER |
获取价格 |
J-K Flip-Flop | |
SN74L73J | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,L-TTL,DIP,14PIN,CERAMIC |