ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢃ
ꢈ
ꢀ
ꢁ
ꢇ
ꢉ ꢅꢊꢋꢌ ꢍꢎ ꢏꢍ ꢐꢊꢑ ꢒꢏ ꢏꢍ ꢑꢍꢎ ꢎꢐꢊ ꢓꢔ ꢍ ꢕ ꢌꢒ ꢔ ꢐꢕ ꢌꢉ ꢔ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢃ
ꢀ
ꢀ
ꢖ
ꢒ
ꢊ
ꢄ
ꢆ
ꢐ
ꢀ
ꢊ
ꢋ
ꢊ
ꢍ
ꢉ
ꢗ
ꢊ
ꢔ
ꢗ
ꢊ
SCLS141E − DECEMBER 1982 − REVISED AUGUST 2003
D
D
Wide Operating Voltage Range of 2 V to 6 V
D
D
D
D
Low Power Consumption, 80-µA Max I
Typical t = 14 ns
pd
6-mA Output Drive at 5 V
CC
High-Current 3-State True Outputs Can
Drive Up To 15 LSTTL Loads
D
Eight D-Type Flip-Flops in a Single Package
Full Parallel Access for Loading
Low Input Current of 1 µA Max
D
SN54HC374 . . . FK PACKAGE
(TOP VIEW)
SN54HC374 . . . J OR W PACKAGE
SN74HC374 . . . DB, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
OE
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
CC
8Q
8D
1
2
3
4
5
6
7
8
9
20
19
18
3
2
1
20 19
18
8D
7D
7Q
2D
2Q
3Q
3D
4D
4
5
6
7
8
17
16
17 7D
16 7Q
15 6Q
14 6D
13 5D
12 5Q
11 CLK
15 6Q
14
9 10 11 12 13
6D
GND 10
description/ordering information
These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively
low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional
bus drivers, and working registers.
The eight flip-flops of the ’HC374 devices are edge-triggered D-type flip-flops. On the positive transition of the
clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.
An output-enable (OE) input places the eight outputs in either a normal logic state (high or low logic levels) or
the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines
significantly. The high-impedance state and increased drive provide the capability to drive bus lines without
interface or pullup components.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
PDIP − N
Tube of 20
Tube of 25
Reel of 2000
Reel of 2000
Reel of 2000
Tube of 2000
Reel of 250
Tube of 20
Tube of 85
Tube of 55
SN74HC374N
SN74HC374N
SN74HC374DW
SN74HC374DWR
SN74HC374NSR
SN74HC374DBR
SN74HC374PWR
SN74HC374PWT
SNJ54HC374J
SOIC − DW
HC374
SOP − NS
HC374
HC374
−40°C to 85°C
−55°C to 125°C
SSOP − DB
TSSOP − PW
HC374
CDIP − J
CFP − W
LCCC − FK
SNJ54HC374J
SNJ54HC374W
SNJ54HC374FK
SNJ54HC374W
SNJ54HC374FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢔ
ꢑ
ꢉ
ꢎ
ꢗ
ꢅ
ꢊ
ꢒ
ꢉ
ꢁ
ꢎ
ꢋ
ꢊ
ꢋ
ꢘ
ꢙ
ꢚ
ꢛ
ꢜ
ꢝ
ꢞ
ꢟ
ꢘ
ꢛ
ꢙ
ꢘ
ꢠ
ꢡ
ꢢ
ꢜ
ꢜ
ꢣ
ꢙ
ꢟ
ꢞ
ꢠ
ꢛ
ꢚ
ꢤ
ꢢ
ꢥ
ꢦ
ꢘ
ꢡ
ꢞ
ꢟ
ꢘ
ꢛ
ꢙ
ꢧ
ꢞ
ꢟ
ꢣ
ꢨ
Copyright 2003, Texas Instruments Incorporated
ꢉ ꢙ ꢤ ꢜ ꢛꢧ ꢢꢡ ꢟꢠ ꢡꢛ ꢝꢤ ꢦꢘ ꢞꢙ ꢟ ꢟꢛ ꢮꢒ ꢌꢐ ꢔꢑ ꢕ ꢐꢆꢯꢂ ꢆꢂꢈ ꢞꢦꢦ ꢤꢞ ꢜ ꢞ ꢝꢣ ꢟꢣꢜ ꢠ ꢞ ꢜ ꢣ ꢟꢣ ꢠꢟꢣ ꢧ
ꢢ ꢙꢦ ꢣꢠꢠ ꢛ ꢟꢩꢣ ꢜ ꢫꢘ ꢠꢣ ꢙ ꢛꢟꢣ ꢧꢨ ꢉ ꢙ ꢞꢦ ꢦ ꢛ ꢟꢩꢣ ꢜ ꢤꢜ ꢛ ꢧꢢꢡ ꢟꢠ ꢈ ꢤꢜ ꢛ ꢧꢢꢡ ꢟꢘꢛ ꢙ
ꢤ ꢜ ꢛꢡꢣ ꢠꢠꢘ ꢙꢭ ꢧ ꢛꢣꢠ ꢙ ꢛꢟ ꢙ ꢣꢡꢣꢠ ꢠꢞꢜ ꢘ ꢦꢬ ꢘ ꢙꢡꢦ ꢢ ꢧꢣ ꢟꢣꢠ ꢟꢘꢙ ꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝꢣ ꢟꢣꢜ ꢠ ꢨ
ꢔꢜ ꢛ ꢧꢢꢡ ꢟ ꢠ ꢡ ꢛꢙ ꢚꢛ ꢜ ꢝ ꢟ ꢛ ꢠ ꢤꢣ ꢡ ꢘꢚ ꢘꢡꢞ ꢟꢘ ꢛꢙꢠ ꢤꢣ ꢜ ꢟꢩ ꢣ ꢟꢣ ꢜ ꢝꢠ ꢛꢚ ꢊꢣꢪ ꢞꢠ ꢒꢙꢠ ꢟꢜ ꢢꢝ ꢣꢙꢟ ꢠ
ꢠ ꢟ ꢞ ꢙꢧ ꢞ ꢜꢧ ꢫ ꢞ ꢜꢜ ꢞ ꢙ ꢟꢬꢨ ꢔꢜ ꢛ ꢧꢢꢡ ꢟꢘꢛꢙ ꢤꢜ ꢛꢡ ꢣꢠ ꢠꢘ ꢙꢭ ꢧꢛꢣ ꢠ ꢙꢛꢟ ꢙꢣ ꢡꢣ ꢠꢠ ꢞꢜ ꢘꢦ ꢬ ꢘꢙꢡ ꢦꢢꢧ ꢣ
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265