5秒后页面跳转
SN74F242D-00R PDF预览

SN74F242D-00R

更新时间: 2024-09-16 15:52:11
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
5页 82K
描述
F/FAST SERIES, 4-BIT TRANSCEIVER, INVERTED OUTPUT, PDSO14

SN74F242D-00R 技术参数

生命周期:Obsolete包装说明:SOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.6其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
系列:F/FASTJESD-30 代码:R-PDSO-G14
长度:8.65 mm逻辑集成电路类型:BUS TRANSCEIVER
位数:4功能数量:1
端口数量:2端子数量:14
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
传播延迟(tpd):4.5 ns认证状态:Not Qualified
座面最大高度:1.75 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:3.9 mmBase Number Matches:1

SN74F242D-00R 数据手册

 浏览型号SN74F242D-00R的Datasheet PDF文件第2页浏览型号SN74F242D-00R的Datasheet PDF文件第3页浏览型号SN74F242D-00R的Datasheet PDF文件第4页浏览型号SN74F242D-00R的Datasheet PDF文件第5页 
ꢉ ꢊꢋꢌꢍ ꢊꢎꢏ ꢐꢇ ꢑꢊꢀꢇ ꢒ ꢍꢋꢁꢀ ꢓꢐ ꢔꢕ ꢐ ꢍ  
ꢖ ꢔꢒ ꢗꢇ ꢘ ꢙꢀꢒꢋꢒ ꢐꢇ ꢚ ꢊꢒ ꢎꢊ ꢒ  
SDFS062A − D2932, MARCH 1987 − REVISED OCTOBER 1993  
SN54F242 . . . J PACKAGE  
SN74F242 . . . D OR N PACKAGE  
(TOP VIEW)  
Asynchronous Communication Between  
Data Buses  
Local Bus-Latch Capability  
Inverting Logic  
OEAB  
NC  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
OEBA  
NC  
B1  
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
A1  
A2  
A3  
B2  
A4  
B3  
GND  
B4  
description  
8
These quadruple bus transceivers are designed  
for asynchronous communications between data  
buses. The control function implementation allows  
for maximum flexibility in timing. These devices  
allow data transmission from the A bus to the  
B bus or from the B bus to the A bus depending  
upon the logic levels at the output-enable (OEBA  
and OEAB) inputs. The output-enable inputs can  
be used to disable the device so that the buses are  
effectively isolated.  
SN54F242 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
NC  
NC  
B1  
A1  
NC  
A2  
4
5
6
7
8
17  
16  
15  
14  
NC  
B2  
NC  
A3  
The dual-enable configuration gives the  
quadruple bus transceivers the capability to store  
data by simultaneous enabling of OEBA and  
OEAB. Each output reinforces its input in this  
transceiver configuration. Thus, when both control  
inputs are enabled and all other data sources to  
the two sets of bus lines are at high impedance,  
both sets of bus lines (eight in all) remain at their  
states. The 4-bit codes appearing on the two sets  
of buses will be complementary for the F242.  
9 10 11 12 13  
NC − No internal connection  
The SN54F242 is characterized for operation over the full military temperature range of 55°C to 125°C. The  
SN74F242 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
INPUTS  
FUNCTION  
OEAB  
OEBA  
L
H
H
L
H
L
A to B  
B to A  
Isolation  
Latch A and B  
(A = B)  
L
H
ꢒꢦ  
Copyright 1993, Texas Instruments Incorporated  
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ  
2−1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN74F242D-00R相关器件

型号 品牌 获取价格 描述 数据表
SN74F242D3 TI

获取价格

SN74F242D3
SN74F242DR TI

获取价格

Quad bus transceivers 14-SOIC 0 to 70
SN74F242N TI

获取价格

暂无描述
SN74F242N-10 TI

获取价格

F/FAST SERIES, 4-BIT TRANSCEIVER, INVERTED OUTPUT, PDIP14
SN74F242N3 TI

获取价格

SN74F242N3
SN74F243 TI

获取价格

QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74F243D TI

获取价格

QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74F243D-00 TI

获取价格

F/FAST SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, PDSO14
SN74F243D-00R TI

获取价格

F/FAST SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, PDSO14
SN74F243D3 TI

获取价格

SN74F243D3