ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢊ ꢋꢉ
ꢑ
ꢇ
ꢌ
ꢍ
ꢎ
ꢈ
ꢌ
ꢇ
ꢆ
ꢏ
ꢐ
ꢑ
ꢒ
ꢓ
ꢏ
ꢇ
ꢔ
ꢎ
ꢌ
ꢕ
ꢎ
ꢃ
ꢕ
ꢑ
ꢆ
ꢖ
ꢓ
ꢇ
ꢆ
ꢗ
ꢘ
ꢇ
ꢑ
ꢙ
ꢑ
ꢚ
ꢛ
ꢒ
ꢑ
ꢖ
ꢓ
ꢇ
ꢆ
ꢗ
ꢘ
ꢇ
ꢙ
ꢑ
ꢚ
SCDS039H − DECEMBER 1997 − REVISED OCTOBER 2003
D
D
D
Functionally Equivalent to QS3253
D
D
I
Supports Partial-Power-Down Mode
off
Operation
5-Ω Switch Connection Between Two Ports
Rail-to-Rail Switching on Data I/O Ports
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D, DBQ, DGV, OR PW PACKAGE
(TOP VIEW)
RGY PACKAGE
(TOP VIEW)
V
2OE
S0
2B4
2B3
2B2
2B1
2A
1OE
S1
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CC
1
16
1B4
1B3
1B2
1B1
1A
15
14
13
12
11
10
S1
1B4
1B3
1B2
1B1
1A
2
3
4
5
6
7
2OE
S0
2B4
2B3
2B2
2B1
GND
8
9
description/ordering information
The SN74CBTLV3253 is a dual 1-of-4 high-speed FET multiplexer/demultiplexer. The low on-state resistance
of the switch allows connections to be made with minimal propagation delay.
The select (S0, S1) inputs control the data flow. The FET multiplexers/demultiplexers are disabled when the
associated output-enable (OE) input is high.
This device is fully specified for partial-power-down applications using I . The I feature ensures that
off
off
damaging current will not backflow through the device when it is powered down. The device has isolation during
power off.
To ensure the high-impedance state during power up or power down, OE should be tied to V
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
through a pullup
CC
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
QFN − RGY
SOIC − D
Tape and reel
SN74CBTLV3253RGYR
SN74CBTLV3253D
CL253
Tube
CBTLV3253
Tape and reel
SN74CBTLV3253DR
SN74CBTLV3253DBQR
SN74CBTLV3253PWR
−40°C to 85°C
SSOP (QSOP) − DBQ Tape and reel
CL253
CL253
TSSOP − PW
TVSOP − DGV
Tape and reel
Tape and reel
SN74CBTLV3253DGVR
CL253
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢘ
ꢘ
ꢚ
ꢌ
ꢫ
ꢒ
ꢦ
ꢓ
ꢄ
ꢤ
ꢆ
ꢥ
ꢗ
ꢟ
ꢌ
ꢝ
ꢁ
ꢞ
ꢒ
ꢏ
ꢆ
ꢏ
ꢜ
ꢝ
ꢧ
ꢞ
ꢟ
ꢥ
ꢠ
ꢡ
ꢢ
ꢢ
ꢣ
ꢣ
ꢜ
ꢜ
ꢟ
ꢟ
ꢝ
ꢝ
ꢜ
ꢤ
ꢤ
ꢨ
ꢥ
ꢦ
ꢠ
ꢠ
ꢧ
ꢧ
ꢝ
ꢣ
ꢢ
ꢡ
ꢤ
ꢤ
ꢟ
ꢞ
ꢨ
ꢆꢧ
ꢦ
ꢩ
ꢤ
ꢪ
ꢜ
ꢥ
ꢢ
ꢤ
ꢣ
ꢜ
ꢣ
ꢟ
ꢠ
ꢝ
ꢦ
ꢫ
ꢢ
ꢝ
ꢣ
ꢣ
ꢧ
ꢤ
ꢬ
Copyright 2003, Texas Instruments Incorporated
ꢠ
ꢟ
ꢥ
ꢣ
ꢟ
ꢠ
ꢡ
ꢣ
ꢟ
ꢤ
ꢨ
ꢜ
ꢞ
ꢜ
ꢥ
ꢧ
ꢠ
ꢣ
ꢭ
ꢣ
ꢧ
ꢠ
ꢟ
ꢞ
ꢮ
ꢢ
ꢗ
ꢝ
ꢡ
ꢧ
ꢤ
ꢣ
ꢢ
ꢝ
ꢫ
ꢢ
ꢠ
ꢫ
ꢯ
ꢢ
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ
ꢠ
ꢠ
ꢢ
ꢝ
ꢣ
ꢰ
ꢬ
ꢘ
ꢠ
ꢟ
ꢫ
ꢦ
ꢥ
ꢣ
ꢜ
ꢟ
ꢝ
ꢨ
ꢠ
ꢟ
ꢥ
ꢧ
ꢤ
ꢤ
ꢜ
ꢝ
ꢱ
ꢫ
ꢟ
ꢧ
ꢤ
ꢝ
ꢟ
ꢣ
ꢝ
ꢧ
ꢥ
ꢧ
ꢤ
ꢤ
ꢢ
ꢠ
ꢜ
ꢪ
ꢰ
ꢜ
ꢝ
ꢥ
ꢪ
ꢦ
ꢫ
ꢧ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265