ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢇ
ꢊꢋꢌ ꢍ ꢎ ꢏꢆ ꢅꢋꢀ ꢀ ꢐꢑ ꢆꢄ
ꢈ
ꢉ
ꢄ
ꢒ
ꢁ
ꢉ
ꢓ
ꢔ
ꢅ
ꢋ
ꢀ
ꢀ
ꢐ
ꢑ
ꢆ
ꢄ
ꢒ
ꢐ
ꢑ
ꢆ
ꢒ
ꢕ
ꢖ
ꢓ
ꢔ
ꢋ
ꢁ
ꢊ
ꢏ
ꢗ
ꢀ
ꢒ
ꢘ
ꢘ
ꢆ
ꢙ
ꢗ
ꢘ
ꢆ
ꢏ
ꢄ
ꢆ
ꢑ
ꢘ
SCDS125A − SEPTEMBER 2003 − REVISED OCTOBER 2003
D
D
D
D
Undershoot Protection for Off-Isolation on
A and B Ports Up To −2 V
D
Control Inputs Can Be Driven by TTL or
5-V/3.3-V CMOS Outputs
Bidirectional Data Flow, With Near-Zero
Propagation Delay
D
D
D
I
Supports Partial-Power-Down Mode
off
Operation
Low ON-State Resistance (r
)
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
on
Characteristics (r = 3 Ω Typical)
on
Low Input/Output Capacitance Minimizes
Loading and Signal Distortion
ESD Performance Tested Per JESD 22
− 2000-V Human-Body Model
(A114-B, Class II)
(C
= 5 pF Typical)
io(OFF)
− 1000-V Charged-Device Model (C101)
D
D
Data and Control Inputs Provide
Undershoot Clamp Diodes
D
Supports Both Digital and Analog
Applications: USB Interface, Bus Isolation,
Low-Distortion Signal Gating
Low Power Consumption
(I
= 3 µA Max)
CC
D
V
Operating Range From 4 V to 5.5 V
CC
D
Data I/Os Support 0 to 5-V Signaling Levels
(0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
D OR PW PACKAGE
(TOP VIEW)
1
2
3
4
1OE
1A
1B
8
7
6
5
V
CC
2OE
2B
2A
GND
description/ordering information
The SN74CBT3305C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (r ),
on
allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the
SN74CBT3305C provides protection for undershoot up to −2 V by sensing an undershoot event and ensuring
that the switch remains in the proper OFF state.
The SN74CBT3305C is organized as two 1-bit bus switches with separate output-enable (1OE, 2OE) inputs.
It can be used as two 1-bit bus switches or as one 2-bit bus switch. When OE is high, the associated 1-bit bus
switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When
OE is low, the associated 1-bit bus switch is OFF, and the high-impedance state exists between the A and B
ports.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
T
A
PACKAGE
Tube
SN74CBT3305CD
SOIC − D
CU305C
Tape and reel SN74CBT3305CDR
Tube SN74CBT3305CPW
Tape and reel SN74CBT3305CPWR
−40°C to 85°C
TSSOP − PW
CU305C
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢙ
ꢙ
ꢗ
ꢘ
ꢩ
ꢊ
ꢤ
ꢋ
ꢄ
ꢢ
ꢆ
ꢣ
ꢑ
ꢝ
ꢘ
ꢛ
ꢁ
ꢜ
ꢊ
ꢌ
ꢆ
ꢌ
ꢚ
ꢛ
ꢥ
ꢜ
ꢝ
ꢣ
ꢞ
ꢟ
ꢠ
ꢠ
ꢡ
ꢡ
ꢚ
ꢚ
ꢝ
ꢝ
ꢛ
ꢛ
ꢚ
ꢢ
ꢢ
ꢦ
ꢣ
ꢤ
ꢞ
ꢞ
ꢥ
ꢥ
ꢛ
ꢡ
ꢠ
ꢟ
ꢢ
ꢢ
ꢝ
ꢜ
ꢦ
ꢆꢥ
ꢤ
ꢧ
ꢢ
ꢨ
ꢚ
ꢣ
ꢠ
ꢢ
ꢡ
ꢚ
ꢡ
ꢝ
ꢞ
ꢛ
ꢤ
ꢩ
ꢠ
ꢛ
ꢡ
ꢡ
ꢥ
ꢢ
ꢪ
Copyright 2003, Texas Instruments Incorporated
ꢞ
ꢝ
ꢣ
ꢡ
ꢝ
ꢞ
ꢟ
ꢡ
ꢝ
ꢢ
ꢦ
ꢚ
ꢜ
ꢚ
ꢣ
ꢥ
ꢞ
ꢡ
ꢫ
ꢡ
ꢥ
ꢞ
ꢝ
ꢜ
ꢬ
ꢠ
ꢑ
ꢛ
ꢟ
ꢥ
ꢢ
ꢡ
ꢠ
ꢛ
ꢩ
ꢠ
ꢞ
ꢩ
ꢭ
ꢠ
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ
ꢞ
ꢞ
ꢠ
ꢛ
ꢡ
ꢮ
ꢪ
ꢙ
ꢞ
ꢝ
ꢩ
ꢤ
ꢣ
ꢡ
ꢚ
ꢝ
ꢛ
ꢦ
ꢞ
ꢝ
ꢣ
ꢥ
ꢢ
ꢢ
ꢚ
ꢛ
ꢯ
ꢩ
ꢝ
ꢥ
ꢢ
ꢛ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣ
ꢥ
ꢢ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢮ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢩ
ꢥ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265