ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢊꢋꢌ ꢍ ꢎ ꢏꢐ ꢑꢏ ꢃ ꢑ ꢒꢆ ꢓ ꢋꢍꢆ ꢔꢕ ꢍꢒ ꢖꢒꢗꢘ ꢊꢒꢓ ꢋꢍꢆꢔ ꢕ ꢍꢒ ꢖꢒ
ꢉ
ꢇ
ꢄ
ꢗ
ꢁ
ꢉ
ꢏ
ꢙ
ꢅ
ꢋ
ꢀ
ꢀ
ꢚ
ꢔ
ꢆ
ꢄ
ꢛ
ꢚ
ꢔ
ꢆ
ꢛ
ꢜ
ꢈ
ꢏ
ꢙ
ꢋ
ꢁ
ꢊ
ꢒ
ꢗ
ꢀ
ꢛ
ꢐ
ꢐ
ꢆ
ꢕ
ꢗ
ꢐ
ꢆ
ꢒ
ꢄ
ꢆ
ꢔ
ꢐ
SCDS123A − JULY 2003 − REVISED OCTOBER 2003
D, DB, DBQ, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
D
SN74CBT3253C Functionally Identical to
Industry-Standard ’3253 Function
Undershoot Protection for Off-Isolation on
A and B Ports Up To −2 V
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
2OE
S0
2B4
2B3
2B2
2B1
2A
1OE
S1
CC
Bidirectional Data Flow, With Near-Zero
Propagation Delay
1B4
1B3
1B2
1B1
1A
Low ON-State Resistance (r
)
on
Characteristics (r = 3 Ω Typical)
on
Low Input/Output Capacitance Minimizes
Loading and Signal Distortion
GND
(C
= 5.5 pF Typical)
io(OFF)
D
D
Data and Control Inputs Provide
Undershoot Clamp Diodes
RGY PACKAGE
(TOP VIEW)
Low Power Consumption
(I
= 3 µA Max)
CC
D
V
Operating Range From 4 V to 5.5 V
CC
1
16
D
Data I/Os Support 0 to 5-V Signaling Levels
(0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
15
14
13
12
11
10
S1
1B4
1B3
1B2
1B1
1A
2
3
4
5
6
7
2OE
S0
2B4
2B3
2B2
2B1
D
D
D
D
Control Inputs Can Be Driven by TTL or
5-V/3.3-V CMOS Outputs
I
Supports Partial-Power-Down Mode
off
Operation
8
9
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Performance Tested Per JESD 22
− 2000-V Human-Body Model
(A114-B, Class II)
− 1000-V Charged-Device Model (C101)
2
D
D
Supports I C Bus Expansion
Supports Both Digital and Analog
Applications: USB Interface, Bus Isolation,
Low-Distortion Signal Gating
description/ordering information
The SN74CBT3253C is a high-speed TTL-compatible FET multiplexer/demultiplexer with low ON-state
resistance (r ), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and
on
B ports of the SN74CBT3253C provides protection for undershoot up to −2 V by sensing an undershoot event
and ensuring that the switch remains in the proper OFF state.
The SN74CBT3253C is organized as two 1-of-4 multiplexer/demultiplexers with separate output-enable
(1OE, 2OE) inputs. The select (S0, S1) inputs control the data path of each multiplexer/demultiplexer. When
OE is low, the associated multiplexer/demultiplexer is enabled, and the A port is connected to the B port, allowing
bidirectional data flow between ports. When OE is high, the associated multiplexer/demultiplexer is disabled,
and a high-impedance state exists between the A and B ports.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢕ
ꢕ
ꢗ
ꢐ
ꢬ
ꢊ
ꢧ
ꢋ
ꢄ
ꢥ
ꢆ
ꢦ
ꢔ
ꢠ
ꢐ
ꢞ
ꢁ
ꢟ
ꢊ
ꢌ
ꢆ
ꢌ
ꢝ
ꢞ
ꢨ
ꢟ
ꢠ
ꢦ
ꢡ
ꢢ
ꢣ
ꢣ
ꢤ
ꢤ
ꢝ
ꢝ
ꢠ
ꢠ
ꢞ
ꢞ
ꢝ
ꢥ
ꢥ
ꢩ
ꢦ
ꢧ
ꢡ
ꢡ
ꢨ
ꢨ
ꢞ
ꢤ
ꢣ
ꢢ
ꢥ
ꢥ
ꢠ
ꢟ
ꢩ
ꢆꢨ
ꢧ
ꢪ
ꢥ
ꢫ
ꢝ
ꢦ
ꢣ
ꢥ
ꢤ
ꢝ
ꢤ
ꢠ
ꢡ
ꢞ
ꢧ
ꢬ
ꢣ
ꢞ
ꢤ
ꢤ
ꢨ
ꢥ
ꢭ
Copyright 2003, Texas Instruments Incorporated
ꢡ
ꢠ
ꢦ
ꢤ
ꢠ
ꢡ
ꢢ
ꢤ
ꢠ
ꢥ
ꢩ
ꢝ
ꢟ
ꢝ
ꢦ
ꢨ
ꢡ
ꢤ
ꢮ
ꢤ
ꢨ
ꢡ
ꢠ
ꢟ
ꢯ
ꢣ
ꢔ
ꢞ
ꢢ
ꢨ
ꢥ
ꢤ
ꢣ
ꢞ
ꢬ
ꢣ
ꢡ
ꢬ
ꢰ
ꢣ
ꢤ ꢨ ꢥ ꢤꢝ ꢞꢲ ꢠꢟ ꢣ ꢫꢫ ꢩꢣ ꢡ ꢣ ꢢ ꢨ ꢤ ꢨ ꢡ ꢥ ꢭ
ꢡ
ꢡ
ꢣ
ꢞ
ꢤ
ꢱ
ꢭ
ꢕ
ꢡ
ꢠ
ꢬ
ꢧ
ꢦ
ꢤ
ꢝ
ꢠ
ꢞ
ꢩ
ꢡ
ꢠ
ꢦ
ꢨ
ꢥ
ꢥ
ꢝ
ꢞ
ꢲ
ꢬ
ꢠ
ꢨ
ꢥ
ꢞ
ꢠ
ꢤ
ꢞ
ꢨ
ꢦ
ꢨ
ꢥ
ꢥ
ꢣꢡ
ꢝ
ꢫ
ꢱ
ꢝ
ꢞ
ꢦ
ꢫ
ꢧ
ꢬ
ꢨ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265