Datasheet > SN74AVCH24T245NMUR

SN74AVCH24T245NMUR

更新时间： 2024-11-24 02:49:47

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
27页	1226K
描述
24-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation And 3-State Outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74AVCH24T245NMUR 数据手册

浏览型号SN74AVCH24T245NMUR的Datasheet PDF文件第2页

浏览型号SN74AVCH24T245NMUR的Datasheet PDF文件第3页

浏览型号SN74AVCH24T245NMUR的Datasheet PDF文件第4页

浏览型号SN74AVCH24T245NMUR的Datasheet PDF文件第5页

浏览型号SN74AVCH24T245NMUR的Datasheet PDF文件第6页

SN74AVCH24T245

www.ti.com

SCES588C – AUGUST 2004 – REVISED AUGUST 2020

24-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation And 3-

State Outputs

transmits data from the A bus to the B bus or from the

B bus to the A bus, depending on the logic level at the

1 Features

•

Control Inputs V_IH/V_ILLevels Are Referenced to

V_CCAVoltage

direction-control (DIR) input. The output-enable ( OE)

input can be used to disable the outputs so the buses

are effectively isolated.

V_CCIsolation Feature – If Either V_CCInput Is at

GND, All Outputs Are in the High-Impedance State

Overvoltage-Tolerant Inputs/Outputs Allow Mixed-

Voltage-Mode Data Communications

Fully Configurable Dual-Rail Design Allows Each

Port to Operate Over Full 1.2-V to 3.6-V Power-

Supply Range

I_offSupports Partial-Power-Down Mode Operation

I/Os Are 4.6-V Tolerant

Bus Hold on Data Inputs, Eliminating the Need for

External Pullups/Pulldowns

The SN74AVCH24T245 is designed so that the

control pins (1DIR, 2DIR, 3DIR, 4DIR, 5DIR, 6DIR, 1

OE, 2 OE, 3 OE, 4 OE, 5 OE, and 6 OE) are supplied

by V_CCA

This device is fully specified for partial-power-down

applications using I_off. The I_offcircuitry disables the

outputs, preventing damaging current backflow

through the device when it is powered down.

•

The V_CCisolation feature ensures that if either V_CC

input is at GND, then both ports are in the high-

impedance state.

•

Max Data Rates

– 380 Mbps (1.8-V to 3.3-V Translation)

– 200 Mbps (<1.8-V to 3.3-V Translation)

– 200 Mbps (Translate to 2.5 V or 1.8 V)

– 150 Mbps (Translate to 1.5 V)

– 100 Mbps (Translate to 1.2 V)

Latch-Up Performance Exceeds 100 mA Per JESD

78, Class II

ESD Protection Exceeds JESD 22

– 8000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

Active bus-hold circuitry holds unused or undriven

inputs at a valid logic state.

To ensure the high-impedance state during power up

or power down, OE should be tied to V_CCAthrough a

pullup resistor; the minimum value of the resistor is

determined by the current-sinking capability of the

driver.

•

Device Information

PART NUMBER

PACKAGE⁽¹⁾

BODY SIZE (NOM)

SN74AVCH24T245GRG/Z

10.00 mm × 4.50

LFBGA

2 Applications

10.00 mm × 4.50

SN74AVCH24T245NMU nFBGA

•

Personal Electronics

Industrial

Enterprise

(1) For all available packages, see the orderable addendum at

the end of the data sheet.

Telecom

2DIR

1DIR

1OE

2OE

3 Description

1A1

2A1

1B1

2B1

This 24-bit noninverting bus transceiver uses two

separate configurable power-supply rails. The

SN74AVCH24T245 is optimized to operate with

V_CCA/V_CCBset at 1.4 V to 3.6 V. It is operational with

V_CCA/V_CCBas low as 1.2 V. The A port is designed to

track V_CCA. V_CCAaccepts any supply voltage from 1.2

V to 3.6 V. The B port is designed to track V_CCB. V_CCB

accepts any supply voltage from 1.2 V to 3.6 V. This

allows for universal low-voltage bidirectional

To Three Other Channels

4DIR

3DIR

3OE

4OE

3A1

4A1

4B1

3B1

6DIR

5DIR

5OE

6OE

6A1

5A1

translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-

V, and 3.3-V voltage nodes.

6B1

5B1

The SN74AVCH24T245 is designed for asynchronous

communication between data buses. The device

Figure 3-1. Logic Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. PRODUCTION DATA.

Submit Document Feedback

12 3 4 5 6 7...27

中文翻译

下载PDF

与SN74AVCH24T245NMUR相关器件

型号	品牌	获取价格	描述	数据表
SN74AVCH24T245ZRG	TI	获取价格	24-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation And 3-State Outpu
SN74AVCH24T245ZRGR	TI	获取价格	24-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPU
SN74AVCH2T45	TI	获取价格	DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUT
SN74AVCH2T45_09	TI	获取价格	DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUT
SN74AVCH2T45_15	TI	获取价格	2-Supply, Bus Transceiver with Configurable Level-Shifting
SN74AVCH2T45_18	TI	获取价格	2-Bit, 2-Supply, Bus Transceiver with Configurable Level-Shifting and Translation and 3-St
SN74AVCH2T45DCTR	TI	获取价格	DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUT
SN74AVCH2T45DCTT	TI	获取价格	DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUT
SN74AVCH2T45DCU	TI	获取价格	AVC SERIES, 2-BIT TRANSCEIVER, TRUE OUTPUT, PDSO8
SN74AVCH2T45DCUR	TI	获取价格	DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUT

与SN74AVCH24T245NMUR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

36
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

28
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

56
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

53

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AVCH24T245NMUR

SN74AVCH24T245NMUR 数据手册

与SN74AVCH24T245NMUR相关器件

与SN74AVCH24T245NMUR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AVCH24T245NMUR

SN74AVCH24T245NMUR 数据手册

与SN74AVCH24T245NMUR相关器件

与SN74AVCH24T245NMUR相关文章

您还可以找

您在本页遇到什么问题？