5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74AUP1G125DRLR
SN74AUP1G125DRLR PDF预览

SN74AUP1G125DRLR

更新时间： 2024-11-26 22:29:51
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
15页 299K
描述
LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

阅读下载

中文翻译

获取价格

SN74AUP1G125DRLR 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SOT
包装说明：VSOF, FL6,.047,20针数：5
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：1.15
控制类型：ENABLE LOW计数方向：UNIDIRECTIONAL
系列：AUP/ULP/VJESD-30 代码：R-PDSO-F5
JESD-609代码：e4长度：1.6 mm
负载电容（CL）：30 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.004 A湿度敏感等级：1
位数：1功能数量：1
端口数量：2端子数量：5
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：VSOF
封装等效代码：FL6,.047,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, VERY THIN PROFILE包装方法：TR
峰值回流温度（摄氏度）：260电源：1.2/3.3 V
Prop。Delay @ Nom-Sup：21.4 ns传播延迟（tpd）：21.4 ns
认证状态：Not Qualified座面最大高度：0.6 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：0.8 V标称供电电压 (Vsup)：1.2 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：FLAT端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：1.2 mmBase Number Matches：1

SN74AUP1G125DRLR 数据手册

 浏览型号SN74AUP1G125DRLR的Datasheet PDF文件第2页浏览型号SN74AUP1G125DRLR的Datasheet PDF文件第3页浏览型号SN74AUP1G125DRLR的Datasheet PDF文件第4页浏览型号SN74AUP1G125DRLR的Datasheet PDF文件第5页浏览型号SN74AUP1G125DRLR的Datasheet PDF文件第6页浏览型号SN74AUP1G125DRLR的Datasheet PDF文件第7页 
SN74AUP1G125  
LOW-POWER SINGLE BUS BUFFER GATE  
WITH 3-STATE OUTPUT  
www.ti.com  
SCES595E–JULY 2004–REVISED JULY 2005  
FEATURES  
•
•
•
Available in the Texas Instruments  
NanoStar™ and NanoFree™ Packages  
•
•
•
Wide Operating VCC Range of 0.8 V to 3.6 V  
Optimized for 3.3-V Operation  
Low Static-Power Consumption  
(ICC = 0.0 µA Max)  
3.6-V I/O Tolerant to Support Mixed-Mode  
Signal Operation  
Low Dynamic-Power Consumption  
(Cpd = 4 pF Typ at 3.3 V)  
•
•
•
tpd = 4.6 ns Max at 3.3 V  
Suitable for Point-to-Point Applications  
•
•
Low Input Capacitance (Ci = 1.5 pF Typ)  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Low Noise – Overshoot and Undershoot  
<10% of VCC  
•
ESD Performance Tested Per JESD 22  
•
•
•
Input-Disable Feature Allows Floating Input  
Conditions  
– 2000-V Humna-Body Model  
(A114-B, Class II)  
Ioff Supports Partial-Power-Down Mode  
Operation  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
Input Hysteresis Allows Slow Input Transition  
and Better Switching Noise Immunity at Input  
•
ESD Protection Exceeds ±5000 V With  
Human-Body Model  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
DBV PACKAGE  
(TOP VIEW)  
DCK PACKAGE  
(TOP VIEW)  
DRL PACKAGE  
(TOP VIEW)  
3
4
Y
GND  
A
1
2
3
5
OE  
A
V
CC  
OE  
A
V
1
2
3
5
CC  
1
2
3
5
4
OE  
A
V
Y
CC  
2
1
5
V
OE  
CC  
4
GND  
Y
4
GND  
Y
GND  
See mechanical drawings for dimensions.  
DESCRIPTION/ORDERING INFORMATION  
The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable  
applications. This family ensures a very low static and dynamic power consumption across the entire VCC range  
of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see  
Figures 1 and 2).  
xxxx  
Switching Characteristics  
†
Static-Power Consumption  
Dynamic-Power Consumption  
(pF)  
at 25 MHz  
(µA)  
3.5  
3
100%  
80%  
100%  
2.5  
2
80%  
Input  
Output  
1.5  
1
60%  
40%  
60%  
40%  
3.3-V  
3.3-V  
†  
†
Logic  
Logic  
0.5  
0
20%  
0%  
20%  
0%  
−0.5  
20  
Time − ns  
AUP  
0
5
10  
15  
25  
35 40 45  
AUP  
30  
†
Single, dual, and triple gates  
†
AUP1G08 data at C = 15 pF  
L
Figure 1. AUP – The Lowest-Power Family  
Figure 2. Excellent Signal Integrity  
xxx  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar, NanoFree are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2004–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...15

中文翻译

下载PDF

SN74AUP1G125DRLR 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUP1G125YZPR TI

完全替代

 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DCKR TI

完全替代

 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DBVT TI

完全替代

 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

与SN74AUP1G125DRLR相关器件

型号 品牌 获取价格 描述 数据表
SN74AUP1G125DRYR TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DSFR TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125YEPR TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125YFPR TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125YZPR TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G126 TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATS OUTPUT
SN74AUP1G126_10 TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G126DBVR TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATS OUTPUT
SN74AUP1G126DBVR UMW

获取价格

 		逻辑集成电路
SN74AUP1G126DBVRE4 TI

获取价格

 		IC,BUFFER/DRIVER,SINGLE,1-BIT,CMOS,TSOP,5PIN,PLASTIC

与SN74AUP1G125DRLR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证