Datasheet > SN74AS651-1DW

SN74AS651-1DW

更新时间： 2024-11-15 15:52:11

品牌	Logo	应用领域
德州仪器 - TI		光电二极管输出元件逻辑集成电路
页数	文件大小	规格书
34页	910K
描述
AS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO24, PLASTIC, SO-24

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SN74AS651-1DW 技术参数

生命周期：	Obsolete	零件包装代码：	SOIC
包装说明：	SOP,	针数：	24
Reach Compliance Code：	unknown	风险等级：	5.62
系列：	AS	JESD-30 代码：	R-PDSO-G24
长度：	15.4 mm	逻辑集成电路类型：	REGISTERED BUS TRANSCEIVER
位数：	8	功能数量：	1
端口数量：	2	端子数量：	24
最高工作温度：	70 °C	最低工作温度：
输出特性：	3-STATE	输出极性：	INVERTED
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
传播延迟（tpd）：	9 ns	认证状态：	Not Qualified
座面最大高度：	2.65 mm	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	4.5 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	TTL
温度等级：	COMMERCIAL	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
宽度：	7.5 mm	Base Number Matches：	1

SN74AS651-1DW 数据手册

SN54ALS652, SN54ALS653, SN54AS651, SN54AS652

SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000

SN54ALS’, SN54AS’ . . . JT PACKAGE

SN74ALS’, SN74AS’ . . . DW OR NT PACKAGE

Bus Transceivers/Registers

Independent Registers and Enables for A

(TOP VIEW)

and B Buses

CLKAB

SAB

OEAB

Multiplexed Real-Time and Stored Data

Choice of True or Inverting Data Paths

CLKBA

SBA

OEBA

Choice of 3-State or Open-Collector

Outputs to A Bus

DEVICE

A OUTPUT

B OUTPUT

LOGIC

SN74ALS651A,

’AS651

3-State

Inverting

SN54ALS652,

SN74ALS652A,

’AS652

3-State

True

GND 12

13 B8

’ALS653

Open Collector

3-State

Inverting

True

SN74ALS654

SN54ALS’, SN54AS’ . . . FK PACKAGE

(TOP VIEW)

description

These devices consist of bus-transceiver circuits,

D-type flip-flops, and control circuitry arranged for

multiplexed transmission of data directly from the

data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are

provided to control the transceiver functions.

Select-control (SAB and SBA) inputs are provided

to select real-time or stored data transfer. The

circuitry used for select control eliminates the

typical decoding glitch that occurs in a multiplexer

during the transition between stored and real-time

data. A low input level selects real-time data, and

a high input level selects stored data. Figure 1

illustrates the four fundamental bus-management

functions that can be performed with the octal bus

transceivers and registers

2 1 28 27 26

25 OEBA

12 13 14 15 16 17 18

NC – No internal connection

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at

the appropriate clock (CLKAB or CLKBA) terminals, regardless of the select- or output-control terminals. When

SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type

flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input.

When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains

at its last state.

The -1 versions of the SN74ALS651A and SN74ALS652A are identical to the standard versions except that the

recommended maximum I

SN54ALS652, SN54ALS653, SN74ALS653, and SN74ALS654.

for the -1 versions is increased to 48 mA. There are no -1 versions of the

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...34

中文翻译

下载PDF

与SN74AS651-1DW相关器件

型号	品牌	获取价格	描述	数据表
SN74AS651-1DWR	TI	获取价格	AS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO24, PLASTIC, SO-24
SN74AS651-1NT	TI	获取价格	AS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDIP24, 0.300 INCH, PLASTIC, DIP
SN74AS651DW	TI	获取价格	OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74AS651DW3	TI	获取价格	IC,BUS TRANSCEIVER,SINGLE,8-BIT,AS-TTL,SOP,24PIN,PLASTIC
SN74AS651DWP3	TI	获取价格	IC,BUS TRANSCEIVER,SINGLE,8-BIT,AS-TTL,SOP,24PIN,PLASTIC
SN74AS651DWR	TI	获取价格	OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74AS651FN	TI	获取价格	AS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQCC28
SN74AS651FN-00	TI	获取价格	AS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQCC28
SN74AS651NT	TI	获取价格	OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74AS651NT1	TI	获取价格	IC,BUS TRANSCEIVER,SINGLE,8-BIT,AS-TTL,DIP,24PIN,PLASTIC

与SN74AS651-1DW相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

11
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

4
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

30
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

13

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AS651-1DW

SN74AS651-1DW 技术参数

SN74AS651-1DW 数据手册

与SN74AS651-1DW相关器件

与SN74AS651-1DW相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AS651-1DW

SN74AS651-1DW 技术参数

SN74AS651-1DW 数据手册

与SN74AS651-1DW相关器件

与SN74AS651-1DW相关文章

您还可以找

您在本页遇到什么问题？