5秒后页面跳转
SN74AS576N3 PDF预览

SN74AS576N3

更新时间: 2024-11-15 15:52:11
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
22页 1213K
描述
AS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20

SN74AS576N3 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP20,.3Reach Compliance Code:not_compliant
风险等级:5.67其他特性:BROADSIDE VERSION OF 534
系列:ASJESD-30 代码:R-PDIP-T20
长度:24.325 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP20,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED最大电源电流(ICC):135 mA
传播延迟(tpd):9 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:COMMERCIAL
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

SN74AS576N3 数据手册

 浏览型号SN74AS576N3的Datasheet PDF文件第2页浏览型号SN74AS576N3的Datasheet PDF文件第3页浏览型号SN74AS576N3的Datasheet PDF文件第4页浏览型号SN74AS576N3的Datasheet PDF文件第5页浏览型号SN74AS576N3的Datasheet PDF文件第6页浏览型号SN74AS576N3的Datasheet PDF文件第7页 
ꢀꢁ ꢆꢃ ꢄꢅ ꢀ ꢂꢆ ꢇ ꢈꢉ ꢊꢀ ꢁꢆ ꢃ ꢄꢅ ꢀꢂ ꢆ ꢆ ꢄ ꢉꢊꢀ ꢁꢆ ꢃꢄ ꢀ ꢂꢆ  
ꢚꢍ  
SDAS065B − DECEMBER 1982 − REVISED JANUARY 1995  
SN54ALS576B, SN54AS576 . . . J OR W PACKAGE  
SN74ALS576B, SN74AS576 . . . DW OR N PACKAGE  
(TOP VIEW)  
3-State Buffer-Type Inverting Outputs Drive  
Bus Lines Directly  
Bus-Structured Pinout  
Buffered Control Inputs  
OE  
1D  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
SN74ALS577A Has Synchronous Clear  
2D  
3D  
Package Options Include Plastic  
Small-Outline (DW) Packages, Ceramic  
Chip Carriers (FK), Standard Plastic (N, NT)  
and Ceramic (J) 300-mil DIPs, and Ceramic  
Flat (W) Packages  
4D  
5D  
6D  
7D  
8D  
13 7Q  
12 8Q  
description  
11  
GND  
CLK  
These octal D-type edge-triggered flip-flops  
feature 3-state outputs designed specifically for  
bus driving. They are particularly suitable for  
implementing buffer registers, I/O ports,  
bidirectional bus drivers, and working registers.  
SN54ALS576B, SN54AS576 . . . FK PACKAGE  
(TOP VIEW)  
These flip-flops enter data on the low-to-high  
transition of the clock (CLK) input.  
3
2
1
20 19  
18  
2Q  
3Q  
4Q  
5Q  
6Q  
3D  
4D  
5D  
6D  
7D  
4
5
6
7
8
The output-enable (OE) input does not affect  
internal operations of the flip-flops. Old data can  
be retained or new data can be entered while the  
outputs are disabled.  
17  
16  
15  
14  
9 10 11 12 13  
The SN54ALS576B and SN54AS576 are  
characterized for operation over the full military  
temperature range of 55°C to 125°C. The  
SN74ALS576B,  
SN74ALS577A,  
and  
SN74ALS577A . . . DW OR NT PACKAGE  
(TOP VIEW)  
SN74AS576 are characterized for operation from  
0°C to 70°C.  
CLR  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
V
CC  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
NC  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
CLK  
NC  
2
3
4
5
6
7
8
9
8D  
NC  
GND  
10  
11  
12  
NC − No internal connection  
ꢍꢦ  
Copyright 1995, Texas Instruments Incorporated  
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN74AS576N3相关器件

型号 品牌 获取价格 描述 数据表
SN74AS576NE4 TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AS576NP3 TI

获取价格

IC,LATCH,SINGLE,8-BIT,AS-TTL,DIP,20PIN,PLASTIC
SN74AS577DW TI

获取价格

AS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO24
SN74AS577FN3 TI

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,AS-TTL,LDCC,28PIN,PLASTIC
SN74AS577NTP1 TI

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,AS-TTL,DIP,24PIN,PLASTIC
SN74AS580 TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AS580DW TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AS580DW3 TI

获取价格

IC,LATCH,SINGLE,8-BIT,AS-TTL,SOP,20PIN,PLASTIC
SN74AS580DWP3 TI

获取价格

IC,LATCH,SINGLE,8-BIT,AS-TTL,SOP,20PIN,PLASTIC
SN74AS580DWR TI

获取价格

Octal D-Type Transparent Latches With 3-State Outputs 20-SOIC 0 to 70