5秒后页面跳转
SN74AS32N-10 PDF预览

SN74AS32N-10

更新时间: 2024-11-14 15:52:11
品牌 Logo 应用领域
德州仪器 - TI 输入元件光电二极管逻辑集成电路
页数 文件大小 规格书
19页 871K
描述
AS SERIES, QUAD 2-INPUT OR GATE, PDIP14

SN74AS32N-10 技术参数

生命周期:ObsoleteReach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.46
Is Samacsys:N系列:AS
JESD-30 代码:R-PDIP-T14长度:19.305 mm
负载电容(CL):50 pF逻辑集成电路类型:OR GATE
功能数量:4输入次数:2
端子数量:14最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE最大电源电流(ICC):26.6 mA
传播延迟(tpd):5.8 ns认证状态:Not Qualified
座面最大高度:5.08 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:7.62 mmBase Number Matches:1

SN74AS32N-10 数据手册

 浏览型号SN74AS32N-10的Datasheet PDF文件第2页浏览型号SN74AS32N-10的Datasheet PDF文件第3页浏览型号SN74AS32N-10的Datasheet PDF文件第4页浏览型号SN74AS32N-10的Datasheet PDF文件第5页浏览型号SN74AS32N-10的Datasheet PDF文件第6页浏览型号SN74AS32N-10的Datasheet PDF文件第7页 
SN54ALS32, SN54AS32, SN74ALS32, SN74AS32  
QUADRUPLE 2-INPUT POSITIVE-OR GATES  
SDAS113B – APRIL 1982 – REVISED DECEMBER 1994  
SN54ALS32, SN54AS32 . . . J PACKAGE  
SN74ALS32, SN74AS32 . . . D OR N PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) 300-mil DIPs  
1A  
1B  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
4B  
4A  
4Y  
3B  
3A  
3Y  
description  
1Y  
2A  
These devices contain four independent 2-input  
positive-OR gates. They perform the Boolean  
functions Y = A B or Y = A + B in positive logic.  
2B  
2Y  
GND  
8
The  
SN54ALS32  
and  
SN54AS32  
are  
characterized for operation over the full military  
temperature range of 55°C to 125°C. The  
SN74ALS32andSN74AS32arecharacterizedfor  
operation from 0°C to 70°C.  
SN54ALS32, SN54AS32 . . . FK PACKAGE  
(TOP VIEW)  
FUNCTION TABLE  
(each gate)  
3
2
1
20 19  
18  
1Y  
NC  
2A  
4
5
6
7
8
4A  
NC  
4Y  
NC  
3B  
INPUTS  
OUTPUT  
Y
17  
16  
15  
14  
A
B
X
H
L
H
X
L
H
H
L
NC  
2B  
9 10 11 12 13  
NC – No internal connection  
logic symbol  
logic diagram (positive logic)  
1
1
1A  
2
1A  
2
3
6
8
1  
3
6
1Y  
2Y  
3Y  
4Y  
1Y  
2Y  
3Y  
4Y  
1B  
1B  
4
4
2A  
5
2A  
5
2B  
9
2B  
3A  
10  
3B  
12  
4A  
13  
4B  
9
3A  
8
10  
3B  
11  
12  
4A  
4B  
11  
13  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and  
IEC Publication 617-12.  
Pin numbers shown are for the D, J, and N packages.  
Copyright 1994, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74AS32N-10相关器件

型号 品牌 获取价格 描述 数据表
SN74AS32N3 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN74AS32NE4 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN74AS32NP1 TI

获取价格

IC,LOGIC GATE,QUAD 2-INPUT OR,AS-TTL,DIP,14PIN,PLASTIC
SN74AS32NP3 TI

获取价格

IC,LOGIC GATE,QUAD 2-INPUT OR,AS-TTL,DIP,14PIN,PLASTIC
SN74AS32NSR TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN74AS32NSRE4 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN74AS32NSRG4 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN74AS34 TI

获取价格

HEX NONINVERTERS
SN74AS34D TI

获取价格

HEX NONINVERTERS
SN74AS34DR TI

获取价格

AS SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO14, PLASTIC, SO-14