5秒后页面跳转
SN74AS174 PDF预览

SN74AS174

更新时间: 2024-11-13 23:03:11
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
17页 526K
描述
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN74AS174 数据手册

 浏览型号SN74AS174的Datasheet PDF文件第2页浏览型号SN74AS174的Datasheet PDF文件第3页浏览型号SN74AS174的Datasheet PDF文件第4页浏览型号SN74AS174的Datasheet PDF文件第5页浏览型号SN74AS174的Datasheet PDF文件第6页浏览型号SN74AS174的Datasheet PDF文件第7页 
SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B  
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B  
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR  
SDAS207E - APRIL 1982 - REVISED MAY 2002  
ALS174 and AS174 Contain Six Flip-Flops  
With Single-Rail Outputs  
Applications Include:  
– Buffer/Storage Registers  
– Shift Registers  
ALS175 and ’AS175B Contain Four  
Flip-Flops With Double-Rail Outputs  
– Pattern Generators  
Fully Buffered Outputs for Maximum  
Isolation From External Disturbances  
(AS Only)  
Buffered Clock and Direct-Clear Inputs  
SN54ALS174 . . . J OR W PACKAGE  
SN54AS174 . . . J PACKAGE  
SN54ALS175 . . . J OR W PACKAGE  
SN54AS175B . . . J PACKAGE  
SN74ALS174, SN74AS174 . . . D , N, OR NS PACKAGE  
(TOP VIEW)  
SN74ALS175, SN74AS175B . . . D, N, OR NS PACKAGE  
(TOP VIEW)  
CLR  
1Q  
1Q  
1D  
2D  
2Q  
2Q  
GND  
V
CC  
CLR  
1Q  
1D  
2D  
2Q  
3D  
3Q  
GND  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
4Q  
4Q  
4D  
3D  
3Q  
3Q  
CLK  
6Q  
6D  
5D  
5Q  
4D  
4Q  
CLK  
SN54ALS174, SN54AS174 . . . FK PACKAGE  
(TOP VIEW)  
SN54ALS175 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18 6D  
3
2
1
20 19  
18 4Q  
1D  
2D  
NC  
2Q  
3D  
1Q  
1D  
NC  
2D  
2Q  
4
5
6
7
8
4
5
6
7
8
17  
16  
15  
14  
17  
16  
15  
14  
5D  
NC  
5Q  
4D  
4D  
NC  
3D  
3Q  
9 10 11 12 13  
9 10 11 12 13  
NC – No internal connection  
description  
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a  
direct-clear (CLR) input. The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.  
Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the  
positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly  
related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low  
level, the D-input signal has no effect at the output.  
These circuits are fully compatible for use with most TTL circuits.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
unless otherwise noted. On all other products, production  
testing of all parameters.  
processing does not necessarily include testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74AS174相关器件

型号 品牌 获取价格 描述 数据表
SN74AS174D TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74AS174D3 TI

获取价格

IC,FLIP-FLOP,HEX,D TYPE,AS-TTL,SOP,16PIN,PLASTIC
SN74AS174DE4 TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74AS174DG4 TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74AS174DP3 TI

获取价格

IC,FLIP-FLOP,HEX,D TYPE,AS-TTL,SOP,16PIN,PLASTIC
SN74AS174DR TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74AS174DRE4 TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74AS174DRG4 TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74AS174FN TI

获取价格

IC,FLIP-FLOP,HEX,D TYPE,AS-TTL,LDCC,20PIN,PLASTIC
SN74AS174FN-00 TI

获取价格

AS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC20