SN74AS109A

更新时间： 2024-09-30 23:03:11

品牌	Logo	应用领域
德州仪器 - TI		触发器
页数	文件大小	规格书
9页	137K
描述
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74AS109A 数据手册

SN54ALS109A, SN54AS109A, SN74ALS109A, SN74AS109A

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS

WITH CLEAR AND PRESET

SDAS198B – APRIL 1982 – REVISED AUGUST 1995

SN54ALS109A, SN54AS109A . . . J PACKAGE

SN74ALS109A, SN74AS109A . . . D OR N PACKAGE

• Package Options Include Plastic

Small-Outline (D) Packages, Ceramic Chip

Carriers (FK), and Standard Plastic (N) and

Ceramic (J) 300-mil DIPs

(TOP VIEW)

1CLR

2CLR

TYPICAL MAXIMUM TYPICAL POWER

CLOCK

FREQUENCY

(MHz)

DISSIPATION

PER FLIP-FLOP

(mW)

TYPE

1CLK

1PRE

2CLK

′ALS109A

′AS109A

11 2PRE

129

GND

description

These devices contain two independent J-K

positive-edge-triggered flip-flops. A low level at

the preset (PRE) or clear (CLR) inputs sets or

resets the outputs regardless of the levels of the

other inputs. When PRE and CLR are inactive

(high), data at the J and K inputs meeting the

setup-time requirements are transferred to the

outputs on the positive-going edge of the clock

(CLK) pulse. Clock triggering occurs at a voltage

level and is not directly related to the rise time of

the clock pulse. Following the hold-time interval,

data at the J and K inputs can be changed without

affecting the levels at the outputs. These versatile

flip-flops can perform as toggle flip-flops by

grounding K and tying J high. They also can

perform as D-type flip-flops if J and K are tied

together.

SN54ALS109A, SN54AS109A . . . FK PACKAGE

(TOP VIEW)

1 20 19

1CLK

1PRE

2CLK

2PRE

9 10 11 12 13

NC – No internal connection

The SN54ALS109A and SN54AS109A are characterized for operation over the full military temperature range

of –55°C to 125°C. The SN74ALS109A and SN74AS109A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS

OUTPUTS

PRE

CLR

CLK

†

↑

Toggle

↑

†

The output levels in this configuration are not specified to

meet the minimum levels for V if the lows at PRE and

maximum. Furthermore, this

CLR are near

configuration is nonstable; that is, it does not persist when

either PRE or CLR returns to its inactive (high) level.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...9

中文翻译

下载PDF

与SN74AS109A相关器件

型号	品牌	获取价格	描述	数据表
SN74AS109AD	TI	获取价格	DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74AS109ADR	TI	获取价格	DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74AS109ADRE4	TI	获取价格	AS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, GR
SN74AS109ADRG4	TI	获取价格	AS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PL
SN74AS109AN	TI	获取价格	DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74AS109ANE4	TI	获取价格	AS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, RO
SN74AS109ANSR	TI	获取价格	DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74AS109ANSRE4	TI	获取价格	AS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, GR
SN74AS109ANSRG4	TI	获取价格	AS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, GR
SN74AS109D	TI	获取价格	暂无描述

与SN74AS109A相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

31
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

27
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

26
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

37

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AS109A

SN74AS109A 数据手册

与SN74AS109A相关器件

与SN74AS109A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AS109A

SN74AS109A 数据手册

与SN74AS109A相关器件

与SN74AS109A相关文章

您还可以找

您在本页遇到什么问题？